Document Number: EB00870

Rev. 0, 08/2018

# i.MX 8M Quad/Dual - Mask Set 1N14W to 2N14W Migration Guide

#### **Contents**

## 1. Introduction

This document provides information on the changes in the i.MX 8M Application Processor between mask set 1N14W to 2N14W.

- The part number suffix identifies the silicon revision mask set.
- Part number suffix A refers to mask set 1N14W, and B refers to mask set 2N14W.
- For example, the Part Number
  MIMX8MQ5CVAHZAA is updated to
  MIMX8MQ5CVAHZAB to reflect the 2N14W
  mask set.

1.	Introduction	1
2.	Changes between mask set 1N14W and 2N14W	2



# 2. Changes between mask set 1N14W and 2N14W

*Table 1* lists the errata fixes between mask set **1N14W** and **2N14W**.

Table 1. Errata fixes between mask set 1N14W and 2N14W

Fixed errata from mask 1N14W	Description	Software migration impact	Hardware migration impact
E11327	DDR PHY: LPDDR4 may fail when switching from PHY PLL bypass mode to PHY PLL Mission mode.	The workarounds documented in the errata are not required for mask set <b>2N14W</b> . Software patch is required to support PHY PLL bypass mode for mask set <b>2N14W</b> . The change is helpful to reduce power consumption in idle and audio use case on <b>2N14W</b> .	None
E11405	DCSS: Scaler output FIFO underrun interrupt failed to generate.	None	None
E11406	DCSS: Dolby Graphics Core input component connection is incorrect.	The workarounds documented in the errata are not required for mask set <b>2N14W</b> .	None
E11418	MIPI DSI: Incorrect CRC and payload corruption reported with DCS long write command.	The workarounds documented in the errata are not required for mask set <b>2N14W</b> . Customer's software implementing workaround may need to be updated.	None

### Table 2 lists ROM improvements between mask set 1N14W and 2N14W.

Table 2. ROM improvement between mask set 1N14W and 2N14W

Number	Description	Software migration impact	Hardware migration impact
1	Fixed: The Boot authentication failure for NAND boot when HDMI functionality is required.	None	None
2	Fixed: The MFG mode failure when fast boot to eMMC fails and then drops into MFG mode.	None	None
3	Improved: The Serial Download Mode (SDP) allows SDP to restart itself without running SPL again.	None	None
4	Fixed: The Field Return fuse that enables the chip to run test code on the returned and locked parts.	None	None

2 NXP Semiconductors

*Table 3* lists part number changes between mask set **1N14W** and **2N14W**. The mask set and part number can be identified in the part marking.

Table 3. Part number changes

Mask set 1N14W part number (suffix A)	Mask set 2N14W part number (suffix B)
MIMX8MQ5CVAHZAA	MIMX8MQ5CVAHZAB
MIMX8MQ5DVAJZAA	MIMX8MQ5DVAJZAB
MIMX8MQ6CVAHZAA	MIMX8MQ6CVAHZAB
MIMX8MQ6DVAJZAA	MIMX8MQ6DVAJZAB
MIMX8MD6CVAHZAA	MIMX8MD6CVAHZAB
MIMX8MD6DVAJZAA	MIMX8MD6DVAJZAB
MIMX8MQ7CVAHZAA	MIMX8MQ7CVAHZAB
MIMX8MQ7DVAJZAA	MIMX8MQ7DVAJZAB
MIMX8MD7CVAHZAA	MIMX8MD7CVAHZAB
MIMX8MD7DVAJZAA	MIMX8MD7DVAJZAB

Table 4 lists silicon revision changes between mask set 1N14W and 2N14W.

Table 4. Silicon revision changes between mask set 1N14W and 2N14W

Mask set	Silicon version register address	Value	Software migration impact	Hardware migration impact
1N14W	None	Not applicable	None	None
2N14W	0x30350040	0xFF0055AA	The software that requires silicon revision confirmation, may require update.	None

NXP Semiconductors 3

How to Reach Us:

Home Page:

nxp.com

Web Support: nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, Freescale, and the Freescale logo are trademarks of NXP B.V. All rights reserved.

© 2018 NXP B.V.

Document Number: EB00870 Rev. 0

08/2018

