The MSC8144E DSP is a third-generation Freescale high performance multicore DSP device that targets communication infrastructure. It builds upon the proven success of the previous multicore DSPs and is designed to bolster the rapidly expanding multi-channel packetized media and wireless markets. This multicore DSP delivers the industry's highest level of performance and integration, combining four fully programmable StarCore™ DSP cores, each running at up to 1 GHz with an architecture highly optimized for voice, fax, video, and data compression processing.
A security engine core accelerates data plane encryption/descryption with minimal DSP core intervention.
An internal QUICC Engine™ dual-RISC packet-processor supports multiple networking protocols, including IPSec, to guarantee reliable data transport over packet networks while significantly offloading such processing from the DSP cores.
The MSC8144E embeds the industry's largest internal memory and supports a variety of advanced interface types, including high-speed Ethernet and UTOPIA for network communications; DDR controller for high-speed, industry-standard memory interface; multi-channel TDM interfaces for connectivity to the PSTN networks, and Serial RapidIO and PCI interfaces for connectivity to other devices mounted on the same rack or circuit board.
As a highly flexible, fully-programmable, and powerful multimedia DSP, the MSC8144E offers tremendous processing power while maintaining a competitive price and power per channel.
NOTE: Consult a Freescale Semiconductor sales office or authorized distributer to determine product availability and place an order.
View Product Image View Block Diagram
Features
MSC8144E Features
- Four 800 MHz/1GHz StarCore SC3400 DSP core subsystems
- 16 ALUs deliver up to 12800/16000 MMACS
- Performance equivalent to a 3.2/4.0 GHz SC3400 core
- Each core subsystem includes the DSP core processor and dedicated instruction cache, data cache, memory management unit (MMU), interrupt controller(EPIC), and timers
- Industry's largest on-chip memory
- Four 16Kbyte L1 instruction cache (one per core)
- Four 32Kbyte L1 data cache (one per core)
- One 128Kbyte shared L2 instruction cache
- One 512Kbyte shared M2 memory for critical data and temporarydata buffering
- 10 Mbytes of 128-bit wide shared M3 memory that eliminates theneed for external memory for most applications
- 96 Kbytes of boot ROM accessible from all four cores supports boot via serial RapidIO, PCI, I2C, and Ethernet interfaces.
- DDR memory controller with a clock rate up to 200 MHz (400 MHz data rate), 16/32-bit DDR SDRAM data bus with 64Mb to 4Gb DDR and DDR2 devices with x8/x16 data ports (no direct x4 support), configurations up to 1GB, including up to two physical banks (chip selects), each independently addressable, with double-bit error detection and single-bit error correction (ECC).
- Internal DMA controller with 16 bidirectional time-multiplexed channels enabling data transfers between the internal memories and the serial interfaces
- Eight independent time-division multiplex (TDM) interfaces with 2048 DS-0 (64 kbps) channels divided among the eight TDM interfaces
- QUICC Engine communications processor that configures and controls the two Ethernet, one ATM (UTOPIA) interface, and one SPI and offloads handling of the communication tasks from the DSP cores. It includes two 32-bit RISC processors, 48Kbytes of multi-master multi-port RAM, 48Kbytes of instruction RAM, a serial DMA channel, control hardware, baud-rate generators, clock synthesizer, interrupt controller, and three communication controllers
- Two GbEthernet controllers supporting 10/100/1000 Mbps operation using MII, RMII, SMII, RGMII, and SGMII physical interfaces
- One ATM controller supporting a UTOPIA interface and AAL0, AAL2, and AAL5 operation
- Serial RapidIO port supporting 1x/4x operation and a messaging unit
- PCI interface designed to comply with PCI specification revision 2.2 operating at 33 or 66MHz and 3.3V
- Security engine core (SEC) optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP protocols.
- UART for an RS-232 interface
- Serial Peripheral Interface (SPI)
- I2C interface to boot from EEPROM
- Interrupt system that includes an enhanced programmable interrupt controller (EPIC) for each core with up to 256 interrupts and 32 priority levels, up to 32 virtual interrupts and a virtual NMI generated by a simple write access, and an interrupt concentrator that uses external interrupt outputs
- Sixteen 16-bit programmable timers in four quad-timer modules, two 32-bit general-purpose timers per core, and four software watchdog timer modules
- 32 GPIOs, sixteen of which can be configured as external maskable interrupts (IRQs)
- Eight programmable hardware semaphores
- Debugging capability through the JTAG interface and OCE30 module; debug and profiling capability in most device modules
- The MSC8144 device is manufactured in CMOS 90nm SOI process technology
- The device uses a 29mm x 29mm Flip Chip Ball-Grid Array (FC-BGA) package, available with lead-free spheres
Increase Your Knowledge
- Design News Update Subscribe for design tips, tricks and product news delivered to your inbox.
- On-Demand Training Learn from the experts at your convenience.
