

# Common Footprint for the MPC7441, MPC7445, MPC7447, MPC7447A, and MPC7448

This document describes how to design a platform with a common footprint for the MPC7441, MPC7445, MPC7447, and MPC7447A. It is intended to help you design a single board that is compatible with all of these devices. This document is not a complete migration guide.

In general, the MPC7447A is backwards-compatible with a system designed for the MPC7441, MPC7445, or MPC7447 if the proper core voltage can be supplied. Similarly, a system designed for the MPC7447A can accommodate these earlier processors if the core voltage is compatible with or can be changed to accommodate the earlier device. See the appropriate hardware specifications and part number specifications (if applicable) for detailed information.

Forward compatibility with the MPC7448 requires separate consideration. Therefore, this application note presents recommendations for various signals to ensure forward compatibility with future generations of devices following the MPC7447A, including the MPC7448.

## Contents

1	Footprint Compatibility for the MPC7447A and Earlier Devices. . . . .	2
1.1	Pin Differences Summary . . . . .	2
1.2	New Signals on the MPC7447A and Backward Compatibility with the MPC7441, MPC7445, and MPC7447. . . . .	4
1.3	Configuration Signals . . . . .	5
2	Forward Compatibility with the MPC7448. . . . .	6
2.1	Forward Compatibility for Power and Ground . . . . .	6
2.2	Forward Compatibility and TEST[0:4] . . . . .	6
2.3	Forward Compatibility and BVSEL . . . . .	7
2.4	Forward Compatibility and PLL_CFG Signals . . . . .	8
2.5	Other MPC7448 Signals . . . . .	8
3	Revision History . . . . .	9

# 1 Footprint Compatibility for MPC7447A and Earlier Devices

This section discusses signal differences among the MPC7447A and the MPC7441, MPC7445, and MPC7447. Only signals requiring a change during migration are discussed. Signals not mentioned, such as the 60x/MPX system bus signals, are identical in all generations of the device family and require no special consideration for backward or forward compatibility. Detailed information and the full pin listing for each device is available in the corresponding hardware specifications listed in [Table 1](#).

**Table 1. Hardware Specifications for MPC744x Devices**

Device	Hardware Specifications Document Title	Freescal Order Number
MPC7441	<i>MPC7441 RISC Microprocessor Hardware Specifications</i>	MPC7441EC
MPC7445	<i>MPC7455 RISC Microprocessor Hardware Specifications</i>	MPC7455EC
MPC7447	<i>MPC7457 RISC Microprocessor Hardware Specifications</i>	MPC7457EC
MPC7447A	<i>MPC7447A RISC Microprocessor Hardware Specifications</i>	MPC7447AEC

## 1.1 Pin Differences Summary

The pinout for each device is presented in the corresponding hardware specifications listed in [Table 1](#). [Table 2](#) summarizes the pin differences among the MPC7441, MPC7445, MPC7447, and MPC7447A. The table also includes recommendations for forward compatibility with the MPC7448; for details on forward compatibility with the MPC7448, see [Section 2, “Forward Compatibility with the MPC7448.”](#)

**Table 2. Pin Differences Summary**

Pin	MPC7441 MPC7445 MPC7447	MPC7447A	Comment
A13	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
A16	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
A17	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
A18	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
A19	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
B13	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
B16	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
B17	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
B18	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
B19	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
C13	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
E12	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
E13	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
E16	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility

Table 2. Pin Differences Summary (continued)

Pin	MPC7441 MPC7445 MPC7447	MPC7447A	Comment
E18	OV <sub>DD</sub>	OVDD_SENSE	Connect to OV <sub>DD</sub> if unused
E19	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
F12	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
F13	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
F16	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
F17	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
F18	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
F19	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
G11	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
G12	No Connect	GND_SENSE	Recommend connect to GND if unused, may be unconnected
G13	No Connect	VDD_SENSE	Recommend connect to V <sub>DD</sub> if unused, may be unconnected
G16	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
G18	OV <sub>DD</sub>	OVDD_SENSE	Connect to OV <sub>DD</sub> if unused
G19	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
H14	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
H17	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
H18	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
H19	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
J14	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
L14	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
M14	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
M15	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
M16	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
M17	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
M18	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
M19	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
N12	No Connect	VDD_SENSE	Recommend connect to V <sub>DD</sub> if unused, may be unconnected
N13	No Connect	GND_SENSE	Recommend connect to GND if unused, may be unconnected
N14	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
N15	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
N16	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
N17	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
N18	No Connect	TEMP_ANODE	Anode of temperature sense diode

Common Footprint for the MPC7441, MPC7445, MPC7447, MPC7447A, and MPC7448, Rev.4

Table 2. Pin Differences Summary (continued)

Pin	MPC7441 MPC7445 MPC7447	MPC7447A	Comment
N19	No Connect	TEMP_CATHODE	Cathode of temperature sense diode
P15	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility
P16	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
P18	No Connect	V <sub>DD</sub>	May be unconnected, recommend connect to V <sub>DD</sub> for forward compatibility
P19	No Connect	GND	May be unconnected, recommend connect to GND for forward compatibility

## 1.2 New Signals on the MPC7447A and Backward Compatibility with the MPC7441, MPC7445, and MPC7447

This section discusses new signals on the MPC7447A compared to the MPC7441, MPC7445, and MPC7447, and it presents recommendations for incorporating them into a footprint that can accommodate all of these processors.

### 1.2.1 Power and Ground Signals

In general, most changes use no-connect pins for additional power and ground pins. For backwards compatibility, these pins can be left unconnected with no detrimental effects. Similarly, the MPC7441, MPC7445, or MPC7447 can be populated in a socket where these signals are connected to the power and ground planes; see [Section 1.2.6, “Boundary Scan Testing Considerations,”](#) for cautions on boundary scan testing.

### 1.2.2 GND\_SENSE

The GND\_SENSE signals are no-connect pins for the MPC7441, MPC7445, and MPC7447. For the MPC7447A, they are connected to the GND plane inside the device package. They allow an external device to detect the voltage level on the ground plane inside the package. If these signals are not used, they can be connected directly to the GND plane on the board (in which case they essentially become additional ground pins), or they may be left unconnected. See [Section 1.2.6, “Boundary Scan Testing Considerations,”](#) for cautions on boundary scan testing.

### 1.2.3 VDD\_SENSE

The VDD\_SENSE signals are no-connect pins for the MPC7441, MPC7445, and MPC7447. For the MPC7447A, they are connected to the V<sub>DD</sub> plane inside the device package and allow an external device to detect the actual voltage level present on this plane. For example, a power supply with compensation capabilities can use this signal to detect a low-voltage condition at the device and raise the voltage level accordingly to compensate. If these signals are not used, they can be connected directly to the V<sub>DD</sub> plane on the board (in which case they essentially become additional power pins), or they can be left unconnected. See [Section 1.2.6, “Boundary Scan Testing Considerations,”](#) for cautions on boundary scan testing.

## 1.2.4 OVDD\_SENSE

The OVDD\_SENSE signals are OV<sub>DD</sub> pins for the MPC7441, MPC7445, and MPC7447. For the MPC7447A, they are connected to the OV<sub>DD</sub> plane inside the device package and allow an external device to detect the actual voltage level on this plane. For example, a power supply with compensation capabilities can use this signal to detect a low-voltage condition at the device and raise the voltage level accordingly to compensate. If these signals are not used, they can be connected directly to the OV<sub>DD</sub> plane on the board (in which case they essentially become additional power pins), or they can be left unconnected. Because these signals are OV<sub>DD</sub> pins for the MPC7441, MPC7445, and MPC7447, it is recommended that they be connected to OV<sub>DD</sub> if they are not used as voltage sense pins.

## 1.2.5 TEMP\_ANODE and TEMP\_CATHODE

The TEMP\_ANODE and TEMP\_CATHODE signals are no-connect pins for the MPC7441, MPC7445, and MPC7447. On the MPC7447A, these signals provide connections to the on-chip temperature diode, thus allowing an external device to determine the die temperature of the MPC7447A. The signals should be left unconnected if unused. For details on the temperature diode, see the *MPC7447A RISC Microprocessor Hardware Specifications*. See also [Section 1.2.6, “Boundary Scan Testing Considerations,”](#) for cautions on boundary scan testing.

## 1.2.6 Boundary Scan Testing Considerations

For signals that are defined as no-connect pins on the MPC7441, MPC7445, and MPC7447, caution must be exercised if boundary scan testing is performed when one of these earlier devices is populated in a system designed for the MPC7447A. Boundary scan operations can cause the MPC7441, MPC7445, and MPC7447 to actively drive these no-connect signals, creating contention and excess current draw through these signals. Therefore, boundary scan testing must not cause these signals to be driven.

## 1.3 Configuration Signals

The configuration signals for the MPC7447A are identical to those on the MPC7441, MPC7445, and MPC7447. The sections that follow contain supplemental information and recommendations for configuring these signals.

### 1.3.1 BVSEL

BVSEL selects the I/O voltage mode for the 60x/MPX bus interface. The possible configurations of this signal are the same for all of the devices described in this document and are shown in [Table 3](#).

**Table 3. I/O Voltage Selection for the MPC7441, MPC7445, MPC7447 and MPC7447A**

BVSEL	I/O voltage mode	Comment
0	1.8 V	Use 250-Ω or stronger pull-down resistor

**Table 3. I/O Voltage Selection for the MPC7441, MPC7445, MPC7447 and MPC7447A (continued)**

BVSEL	I/O voltage mode	Comment
$\overline{\text{HRESET}}$	Not available	$\overline{\text{HRESET}}$ is the inverse of active-low $\overline{\text{HRESET}}$ signal
HRESET	2.5 V	Connect to $\overline{\text{HRESET}}$ via jumper to allow reconfiguration
1	2.5 V	Use weak (10-K $\Omega$ or stronger) pull-up resistor
Unconnected	2.5 V	Internal pull-up resistor on die; not recommended

We recommend that you use a flexible configuration scheme so that this pin can be reconfigured later. For the same reason, leaving this pin unconnected to select 2.5-V I/O voltage mode is not recommended even though this is functionally permissible. For information on this pin and forward compatibility, see [Section 2.3, “Forward Compatibility and BVSEL.”](#) Note that because connecting BVSEL to  $\overline{\text{HRESET}}$  selects the same I/O voltage mode as terminating it to  $\text{OV}_{\text{DD}}$ , new designs need only implement options to pull this pin high or low; and an option to connect it to  $\overline{\text{HRESET}}$  is not necessary.

### 1.3.2 PLL\_CFG[0:4]

The PLL\_CFG[0:4] signals determine the processor core frequency by selecting the multiplier to be multiplied by the SYSCLK frequency to achieve the core frequency. Due to speed enhancements between generations and often within a single generation, you may have to select different bus-to-core ratios to accommodate a variety of device speed grades. It is also useful during system debug to be able to reduce the core frequency if a thermal, power supply, or noise issue is suspected as the cause of problems in a system. Therefore, both pull-up and pull-down resistor options should always be provided for all PLL\_CFG signals to allow the flexibility to reconfigure them later.

## 2 Forward Compatibility with the MPC7448

This section presents recommendations for designing a footprint to ensure forward compatibility with the MPC7448 processor.

### 2.1 Forward Compatibility for Power and Ground

For new designs, the added power and ground pins should be connected to the appropriate power or ground plane to allow for forward compatibility, because future products, including the MPC7448, may require these additional power and ground signals to achieve higher core frequencies.

### 2.2 Forward Compatibility and TEST[0:4]

TEST[0:4] are designated as factory test pins on the MPC7441, MPC7445, MPC7447, and MPC7447A. However, on the MPC7448, these pins are redefined as additional reset configuration pins to support additional features. Therefore, it is strongly recommended that new designs implement a flexible configuration scheme that allows these signals to be connected to either  $\text{OV}_{\text{DD}}$  or GND to ensure the ability to take full advantage of any future enhancements. For information on the functions of these signals, consult the *MPC7448 RISC Microprocessor Hardware Specifications* and *MPC7450 RISC Microprocessor Family User’s Manual*. [Table 4](#) shows the terminations required for the MPC7441,

MPC7445, MPC7447, and MPC7447A, as well as the recommendations to ensure forward compatibility with the MPC7448.

**Table 4. TEST[0:4] Terminations for the MPC7447A and MPC7448**

Pin	MPC7447A (and earlier devices)		MPC7448	
	Signal Name	Required Termination	Signal Name	Recommended Termination
A12	TEST[0]	OV <sub>DD</sub>	DFS2	Can be pulled up if unused, or it can be connected to external logic to allow control of DFS mode via hardware. Note that pulling down both DFS2 and DFS4 completely disables dynamic frequency switching (including software control), which may be desirable in some systems.
B6	TEST[1]	OV <sub>DD</sub>	DFS4	
B10	TEST[2]	OV <sub>DD</sub>	LVRAM	OV <sub>DD</sub> ; provide option to connect to GND.
E10	TEST[3]	OV <sub>DD</sub>	BVSEL[1]	Provide options to connect to OV <sub>DD</sub> or GND.
D10	TEST[4]	GND	PLL_CFG[5]	Provide options to connect to OV <sub>DD</sub> or GND.

Additional information on some of these signals is provided in the sections that follow.

## 2.3 Forward Compatibility and BVSEL

The MPC7448 uses a bus voltage configuration method similar to the MPC7447A and earlier products. However, it implements a second bus voltage select signal, BVSEL1, to configure the I/O voltage. Both this signal and BVSEL0 (named BVSEL on the MPC7447A) are actively monitored input signals. This replaces the previous configuration scheme of the MPC7447A where the BVSEL signal was sampled twice, once before and once after  $\overline{\text{HRESET}}$  negation. As a result of this change, new designs need only implement options to pull this pin high or low, and an option to connect it to  $\overline{\text{HRESET}}$  is not necessary

Table 5 compares the I/O voltages mode configurations for the MPC7447A and MPC7448. If the I/O voltage is 2.5 V, then no change is necessary if BVSEL1 (called TEST3 on the MPC7447A and earlier devices) is pulled high per the requirements for the earlier devices. This includes cases where BVSEL0 is connected to  $\overline{\text{HRESET}}$  because, as shown in the table, the MPC7448 is always in 2.5 V mode when BVSEL1 is pulled high, regardless of the state of BVSEL0. The configuration must be modified if the I/O voltage is 1.8 V because the termination of BVSEL1 must be changed from pulled up to pulled down.

**Table 5. Input Threshold Voltage Setting for the MPC7447A and MPC7448**

I/O Voltage Mode	MPC7447A (and earlier devices)		MPC7448	
	BVSEL (pin B7)	TEST3 <sup>1</sup> (pin E10)	BVSEL0 (pin B7)	BVSEL1 (pin E10)
1.8 V	0	1	0	0
2.5 V	$\overline{\text{HRESET}}$	1	0	1
1.5 V	— <sup>2</sup>	—	1	0

**Table 5. Input Threshold Voltage Setting for the MPC7447A and MPC7448 (continued)**

I/O Voltage Mode	MPC7447A (and earlier devices)		MPC7448	
	BVSEL (pin B7)	TEST3 <sup>1</sup> (pin E10)	BVSEL0 (pin B7)	BVSEL1 (pin E10)
2.5 V	1	1	1	1

1. TEST3 must be pulled up on the MPC7447A, MPC7447, MPC7445, and MPC7441.

2. The MPC7447A, MPC7447, MPC7445, and MPC7441 do not support 1.5V I/O.

Future devices may offer a different range of supported I/O voltages. Therefore, regardless of the I/O voltage mode is selected, enough flexibility must be incorporated into the design to allow for future reconfiguration of these signals. A programmable logic device meets this criterion. If these signals are instead to be configured by termination to  $OV_{DD}$  or GND, make provisions to allow for selection of other configurations by providing resistor pads or jumper options for other terminations.

## 2.4 Forward Compatibility and PLL\_CFG Signals

The PLL configurations for the MPC7447A and MPC7448 are identical if one excludes the addition of PLL\_CFG[5]. This additional PLL\_CFG signal allows for future flexibility but is currently defined as a factory-only test pin and should be pulled down to ensure proper device operation. Therefore, no change is necessary to PLL\_CFG[0:4] when migrating from the MPC7447A unless you want to change the core frequency. Note that some earlier devices (the MPC7441 and early revisions of the MPC7445) used different PLL\_CFG settings. See the *MPC7448 RISC Microprocessor Hardware Specifications* for information on the configuration of the PLL on the MPC7448.

Because speed enhancements are made with each device generation, the multipliers supported by each device may change from time to time to allow for the inclusion of multipliers more appropriate for the core frequency targets of the device. Furthermore, speed enhancements often occur within a single generation, and it may be desirable to reconfigure the PLL to select a higher multiplier to take advantage of faster device offerings if they become available. Therefore, both pull-up and pull-down resistor options should always be provided for all PLL\_CFG signals to allow the flexibility to reconfigure them later.

## 2.5 Other MPC7448 Signals

Other MPC7448 signals of note are as follows:

- GND\_SENSE. These signals are identical to the GND\_SENSE signals on the MPC7447A.
- VDD\_SENSE. These signals are identical to the VDD\_SENSE signals on the MPC7447A.
- OVDD\_SENSE. These signals are identical to the OVDD\_SENSE signals on the MPC7447A.
- TEMP\_ANODE and TEMP\_CATHODE. These signals are identical to the TEMP\_ANODE and TEMP\_CATHODE signals on the MPC7447A.

### 3 Revision History

Table 6 provides a revision history for this application note.

**Table 6. Document Revision History**

Rev. No.	Date	Substantive Change(s)
4	01/2007	Non-substantive formatting.
3	01/25/05	Section 2.3: Corrected <a href="#">Table 5</a> . Pin values in parentheses were incorrect
2	01/13/05	Section 2.3: Corrected <a href="#">Table 5</a> and accompanying text. BVSEL[0:1] settings were incorrect.
1	01/05/05	<a href="#">Section 1.2.4, "OVDD_SENSE"</a> : Corrected recommendation for unused OVDD_SENSE pin to be terminated to OVDD (not VDD as was previously stated). Updated document as appropriate and changed title to reflect MPC7448 information.
0.1	06/04/04	Corrected terminations for TEST[0:3] AND TEST[4] in <a href="#">Table 4</a> . The correct terminations are given in the MPC7447A hardware specifications.
0	03/24/04	Initial release

**THIS PAGE INTENTIONALLY LEFT BLANK**

**THIS PAGE INTENTIONALLY LEFT BLANK**

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor  
Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
+1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE nnn, nnn,nnn, and nnn are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2007. All rights reserved.

Document Number: AN2656  
Rev.4  
01/2007

