



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	- U4 (A71x) chip SPI_CLK pd to gnd; - add 3-pos JS20 to RESETn; sht 5	12/23/2014	
A1	- change JS16 default to 2-3; sht 6	02/02/2015	
A2	- change JS20 default to 2-3; sht 5	02/03/2015	
A3	- corrected refdes in notes; sht multiple	02/19/2015	
B	- Add hdr JP9 to do Uart ISP Boot; sht 4 - Add hdr JP8 to select Uart 0 port; sht 4 - Add VDDR/VDDIO current monitor crkt; sht 8	04/28/2015	


Notes:
 1) "DNI" = Do Not Install by default
 2) "JSx" solder jumpers use 0ohm resistor for default strapping.




Link +3.3V Power




Target +3.3V Power



USB Device Micro-B






Power-On LED




CONTRACT NO.		LINK2 LPC4322 / USB / Power							
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/							
DRAWN	5/1/2015								
CHECKED									
ISSUED	05/01/2015								
SCALE		SIZE	D	FSCM NO.		DWG. NO.	LPCXpresso43/18xx v3	REV	B
		SHEET		1 OF 08					

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




Link2
LPC4322 Boot mode
DFU USB0 = B3:0 = 0101


Buffer Pwr Select (JP1)
On-board Target 1 - 2 (default)
Off-board Target 2 - 3






Target (LPC433x) SWD Debug



Link2 probe connected to: (JP2)
On-board Target - open (default)
Off-board Target - short








LPC433xJET100 Target does not have parallel trace.





CONTRACT NO.		LINK2 LPC4322 Peripherals / debug buffer	
APPROVALS	DATE	NXP Semiconductors	
DRAWN d.consiglio	5/1/2015	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED		SIZE	DWG. NO.
ISSUED	05/01/2015	D	LPCXpresso43/18xx v3
		SCALE	SHEET 2 OF 08

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



Mode	P2_7	P2_9	P2_8	P1_2	P1_1
No ISP	high	X	X	X	X
Flash boot	low	low	high	low	high
ISP USB	low	low	low	low	high
ISP SPIFI	low	low	low	low	low
ISP USART0	low	low	low	low	low




If the boot process fails, LED blinks at a 1 Hz rate for 60 seconds.

CONTRACT NO.		LPC433x Target Peripherals / Boot select	
APPROVALS	DATE	NXP Semiconductors	
DRAWN	d.consiglio	411 E. Plumeria Dr	
CHECKED		San Jose, CA 95134	
ISSUED	05/01/2015	www.standardics.nxp.com/microcontrollers/	
SCALE		SIZE	D
		DWG. NO.	LPCXpresso43/18xx v3
		REV	B
		SHEET	4 OF 08


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

SPI / I2C header (PMOD compatible)




PMOD pin function	LPC43xx supported function
Pin 1: GPIO/SPI-SSEL(out)/UART-CTS(in)	GPIO/SPI-SSEL(in/out)
Pin 2: GPIO/SPI-MOSI(out)/UART-TXD(out)	GPIO/SPI-MOSI(in/out)
Pin 3: GPIO/SPI-MISO(in)/UART-RXD(in)	GPIO/SPI-MISO(out/in)
Pin 4: GPIO/SPI-SCK(out)/UART-RTS(out)	GPIO/SPI-SCK(in/out)
Pin 5: GND	GND
Pin 6: VCC(3.3V)	VCC(3.3V)
Pin 7: GPIO/INT(in)	GPIO/INT(out/in)
Pin 8: GPIO/RESET(out)	GPIO/RESET(out)
Pin 9: GPIO/SCL	SCL
Pin 10:GPIO/SDA	SDA
Pin 11:GND	GND
Pin 12:VCC(3.3V)	VCC(3.3V)

NXP A70xx / A71 secure MCU






CONTRACT NO.		NXP A7xxx security / Pmod interfaces				
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/				
DRAWN	d.consiglio					5/1/2015
CHECKED						
ISSUED	05/01/2015					
		SIZE	FSCM NO.	DWG. NO.	REV	
		D		LPCXpresso43/18xx v3	B	
		SCALE			SHEET 5 OF 08	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



CONTRACT NO.		Ethernet PHY	
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	d.consiglio 5/1/2015		
CHECKED			
ISSUED	05/01/2015	SIZE	REV
		D	B
		SCALE	SHEET 6 OF 08

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




CONTRACT NO.		Shield Receptacles; FTDI			
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/			
DRAWN	d.consiglio 5/1/2015				
CHECKED					
ISSUED	05/01/2015				
		SIZE	FSCM NO.	DWG. NO.	REV
		D		LPCXpresso43/18xx v3	B
		SCALE			SHEET 7 OF 08

REVISIONS		DATE	APPROVED
REV	DESCRIPTION		

LPC43/18xx VDDREG Current measurement				
LPC43/18xx				ADC111S021 12bit ADC
Vsense (1) voltage 1-lsb	JP7 open LPC43/18xx Current 1-lsb	JP7 shunted LPC43/18xx Current 1-lsb	maximum current	ADC input 1- lsb
32uV	12.6uA	57.55uA	235mA	800uV


Tables need to be update once current range high / low are set.

(1) Vsense voltage is between U7 RS+ to RS-. Total Rvsense = R37 + (R38 || JP7).



JP7 Setting

VDD LPC43/18xx (current range)	JP7	Total Rvsense (ohms)
12.6uA - 52mA	open	2.56
58uA - 235mA	shunted	0.56



JP9 Setting

VDD LPC43/18xx (current range)	JP9	Total Rvsense (ohms)
4uA - 16mA	open	8.24
8uA - 32mA	shunted	4.12

LPC43/18xx VDDIO Current measurement				
LPC43/18xx				ADC111S021 12bit ADC
Vsense (1) voltage 1-lsb	JP9 open LPC43/18xx Current 1-lsb	JP9 shunted LPC43/18xx Current 1-lsb	maximum current	ADC input 1- lsb
32uV	3.9uA	7.8uA	32mA	800uV

(1) Vsense voltage is between U17 RS+ to RS-. Total Rvsense = R68 + (R69 || JP9).

CONTRACT NO.		LPC43xx/18xx current monitor		
APPROVALS	DATE	NXP Semiconductors		
DRAWN d.consiglio	5/1/2015	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/		
CHECKED		SIZE	FSCM NO.	DWG. NO.
ISSUED	05/01/2015	D		LPCXpresso43/18xx v3
		SCALE		REV B
				SHEET 8 OF 08