

UM11943

RD33774CNC3EVB

Rev. 1 — 22 November 2023

User manual

Document information

Information	Content
Keywords	cell monitoring unit, CMU, CCMU, MC33665A, MC33774A, CAN FD, CAN
Abstract	User manual for the RD33774CNC3EVB, reference design centralized cell monitoring unit (CCMU) board based on MC33774A battery cell controller (BCC), interfacing with controller area network (CAN) or controller area network flexible data rate (CAN FD).



1 Important notice

IMPORTANT NOTICE

For engineering development or evaluation purposes only



NXP provides the product under the following conditions:

This evaluation kit or reference design is for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY.

It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation kit or reference design may be used with any development system or other source of I/O signals by connecting it to the host MCU or computer board via off-the-shelf cables. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The product provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end device incorporating the product. Due to the open construction of the product, it is the responsibility of the user to take all appropriate precautions for electric discharge. To minimize risks associated with the customers' applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

2 Getting started

The NXP analog product development boards provide an easy-to-use platform for evaluating NXP products. The boards support a range of analog, mixed-signal, and power solutions. They incorporate monolithic integrated circuits and system-in-package devices that use proven high-volume technology. NXP products offer longer battery life, a smaller form factor, reduced component counts, lower cost, and improved performance in powering state-of-the-art systems.

This document provides guidelines to use the RD33774CNC3EVB.

2.1 Kit contents

The RD33774CNC3EVB kit contents include:

- An RD33774CNC3EVB
- An electrical transport protocol link (ETPL) daisy chain cable
- A power and CAN interface cable
- Three cell interface cables

2.2 Additional hardware

NXP offers the following board solutions to check the functionality of the devices and support the setup in testing the devices.

- [BATT-18EMULATOR](#): 18-cell battery pack emulator

It is also possible to interface the [RD33774CNC3EVB](#) with the [RD-K344BMU](#) or [RD-K358BMU](#) as part of the [HWRD-HVBMSCC](#) hardware reference design.

3 Getting to know the hardware

3.1 Board overview

The RD33774CNC3EVB is a CCMU reference design, which can communicate directly with CAN or CAN FD.

The MC33665ATF4AE populated on the RD33774CNC3EVB is a gateway router that can route transport protocol link (TPL) messages with CAN or CAN FD communication protocol. The MC33774 is a battery cell controller from NXP to monitor the cell voltages, temperatures, and passive balance. The RD33774CNC3EVB can monitor up to 54 cells onboard, and can be daisy-chained using an external TPL port for a higher number of cells.

Note: MC33665ATF4AE is used in RD33774CNC3EVB. Read any reference in this documentation to MC33665A as MC33665ATF4AE.

3.2 Board features

The main features of RD33774CNC3EVB are:

- CAN or CAN FD communication up to 5 Mbit/s to [MC33665A](#)
- Onboard CAN transceiver [TJA1443](#)
- Configurable CAN communication and CAN FD arbitration speeds on CFG0 and CFG1 pins using SW1 dual inline package (DIP) switch
- Configurable CAN ID (ID0_STB_OD, ID1, ID2, and ID3) for MC33665A using SW1 DIP switch
- Three [MC33774](#) battery cell controllers
- Voltage monitoring and passive cell balancing functionality for up to 54 cells
- Capacitive isolation for daisy chain communication of onboard MC33774 devices and for offboard daisy chain communication
- Transformer isolation from TPL port 0 of MC33665A to MC33774
- Flexible configuration: single chain with loopback or two independent daisy chains without loopback

3.3 Block diagram




Figure 1. RD33774CNC3EVB block diagram

3.4 Board description

Figure 2 shows the sections for the gateway IC MC33665A and three MC33774 battery cell controllers. MC33665A and TJA1443 CAN transceiver interface circuit is part of the low-voltage section, which can be connected to 12 V and ground. It can communicate on low voltage with standard tools and control units with J25 connector. TPL port 0 of MC33665A is interfaced to the first MC33774 onboard with transformer isolation. TPL port 1 of MC33665A is interfaced to J2 for offboard communication with extra battery cell controllers or to support the loopback for BCC devices on daisy chain port 0.




Figure 2. RD33774CNC3EVB description

MC33774 battery cell controllers are populated on the high-voltage section of the board. Galvanic isolation is maintained from high-voltage section of the board to low voltage with transformers. Maintaining the safety precautions of the lab and setup, cells emulators or relevant can be connected directly to J1_1, J1_2 and J1_3 connectors. Low-pass filters and passive cell balancing resistors are populated and interfaced from cell connections to MC33774. Features in MC33774 can be tested for 18 cell voltages, module voltage, and two printed-circuit board (PCB) temperature measurements and four external temperature measurements on this board. For more information, refer to the [MC33774](#) data sheet. The full data sheet is available in 'Secure Files'.

[TJA1443](#) is used as CAN transceiver for [MC33665A](#). Split resistor termination is used for CAN termination (120 Ω). The common mode choke is depopulated onboard with bridge resistors to interface with TJA1443. Based on setup and requirements, the FL2 common mode choke can be populated onboard. Refer to the schematics of RD33774CNC3EVB for MC33665A CAN interface circuit. [Figure 3](#) is a short extract to understand the CAN termination of RD33774CNC3EVB.




Figure 3. CAN transceiver interface

Check the need of external 120 Ω termination when interfacing CAN tools to RD33774CNC3EVB. If necessary, populate R84 and R86 with 60 Ω resistors.

CFG0, CFG1, ID0_STB_OD, ID1, ID2, and ID3 pins are important for communicating with the MC33665A via CAN or CAN FD. CFG0 and CFG1 are used for setting baud rate for CAN or arbitration baud rate for CAN FD. ID0_STB_OD, ID1, ID2, and ID3 are used to set the CAN ID for communicating with the MC33665A. Refer to the data sheet of the MC33665A before setting the CAN ID. See [Table 2](#) for CFG0 and CFG1 pin settings and [Table 3](#) for ID pins settings.

Configuration of the respective CFG and CAN ID pins of MC33665A to HIGH or LOW can be one by modifying the state of their related pin on the SW1 DIP switch.

Table 1. SW1 DIP switch pin allocation

DIP switch row number	Signal	Signal LOW	Signal HIGH
1	CFG0	switch on	switch off
2	CFG1	switch on	switch off
3	ID0_STB_OD	switch on	switch off
4	ID1	switch on	switch off
5	ID2	switch on	switch off
6	ID3	switch on	switch off

Table 2. CFG pins of MC33665A

CFG1	CFG0	Baud rate (CAN or CAN FD arbitration)
0	0	250 kbit/s
0	1	500 kbit/s
1	0	1 Mbit/s (used as default in HWRD-HVBMSCC software example)
1	1	do not use

Table 3. CAN ID pins of MC33665A

CAN ID	Pin ID0_STB_OB	Pin ID1	Pin ID2	Pin ID3
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
Reserved for broadcast	1	1	1	1

3.5 Connectors

RD33774CNC3EVB has J25, which is a low-voltage connector for power and CAN. J1_1, J1_2, J1_3, J2, and J2_1 are connectors to be considered as part of high voltage based on test setup.




Figure 4. RD33774CNC3EVB connectors

Pin configuration of connectors is shown in [Table 4](#) to [Table 7](#).

Table 4. Power and CAN connector - J25

Pin number	Connection	Description
1	VBAT	connection to 12 V
2	CANH	used for CANH interface for external communication
3	CANL	used for CANL interface for external communication
4	GND	ground connection for MC33665A and interface boards

Table 5. Daisy chain TPL port 1 - J2

Pin number	Connection	Description
1	TPL1_P	daisy chain port 1 positive
2	TPL1_N	daisy chain port 1 negative

Table 6. Cell terminal and temperature - J1_1, J1_2 and J1_3

Pin number	Connection	Description
1	GND_x	temperature measurement ground; NTC8 for MC33774
2	GND_x	temperature measurement ground; NTC7 for MC33774
3	GND_x	temperature measurement ground; NTC2 for MC33774
4	GND_x	temperature measurement ground; NTC1 for MC33774
5	GND_x	ground for MC33774
6	C1M_x	cell 1 negative measurement for MC33774
7	C3M_x	cell 3 negative measurement for MC33774
8	C5M_x	cell 5 negative measurement for MC33774
9	C7M_x	cell 7 negative measurement for MC33774
10	C9M_x	cell 9 negative measurement for MC33774

Table 6. Cell terminal and temperature - J1_1, J1_2 and J1_3...continued

Pin number	Connection	Description
11	C11M_x	cell 11 negative measurement for MC33774
12	C13M_x	cell 13 negative measurement for MC33774
13	C15M_x	cell 15 negative measurement for MC33774
14	C17M_x	cell 17 negative measurement for MC33774
15	n/a	not connected
16	C17P-PWR_x	cell 17 positive for MC33774; used for powering
17	NTC8_x	temperature measurement; NTC8 for MC33774
18	NTC7_x	temperature measurement; NTC7 for MC33774
19	NTC2_x	temperature measurement; NTC2 for MC33774
20	NTC1_x	temperature measurement; NTC1 for MC33774
21	GND_1	ground for MC33774
22	C0M_x	cell 0 negative measurement for MC33774
23	C2M_x	cell 2 negative measurement for MC33774
24	C4M_x	cell 4 negative measurement for MC33774
25	C6M_x	cell 6 negative measurement for MC33774
26	C8M_x	cell 8 negative measurement for MC33774
27	C10M_x	cell 10 negative measurement for MC33774
28	C12M_x	cell 12 negative measurement for MC33774
29	C14M_x	cell 14 negative measurement for MC33774
30	C16M_x	cell 16 negative measurement for MC33774
31	C17P_x	cell 17 positive measurement for MC33774
32	n/a	not connected

Table 7. Daisy chain TPL port 0 extension - J2_1

Pin number	Connection	Description
1	TPL1_P	daisy chain port 0 extension positive from third MC33774
2	TPL1_N	daisy chain port 0 extension negative from third MC33774

4 Configuring the hardware

4.1 Standalone test setup

RD33774CNC3EVB can be used in different setup configurations to check the performance of the MC33665A and the MC33774. [Figure 5](#) is a minimal hardware setup to check most of the functions and features built in RD33774CNC3EVB. The [BATT-18EMULATOR](#) board can emulate a multicell (18 cells) battery pack that can be easily connected to up to three BCC evaluation boards from NXP (check connector pin configuration). Cell terminal and temperature (J1_1, J1_2 and J1_3) interface cable from RD33774CNC3EVB are compatible to the BATT-18EMULATOR.

5 Available accessories

Table 8. Accessories

Part number	Description
BATT-18EMULATOR	18-cell battery pack emulator
BATT-TPLCABLE20	TPL, two-wire, twisted, 20 cm long cable
BATT-TPLCABLE50	TPL, two-wire, twisted, 50 cm long cable
BATT-18CTCABLE30	cell terminal (CT) cable, 18 cells, 30 cm long

6 Revision history

Table 9. Revision history

Document ID	Release date	Description
UM11943 v.1	22 November 2023	initial version

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Safety of high-voltage evaluation products — The non-insulated high voltages that are present when operating this product, constitute a risk of electric shock, personal injury, death and/or ignition of fire. This product is intended for evaluation purposes only. It shall be operated in a designated test area by personnel that is qualified according to local requirements and labor laws to work with non-insulated mains voltages and high-voltage circuits.

The product does not comply with IEC 60950 based national or regional safety standards. NXP Semiconductors does not accept any liability for damages incurred due to inappropriate use of this product or related to non-insulated high voltages. Any use of this product is at customer's own risk and liability. The customer shall fully indemnify and hold harmless NXP Semiconductors from any liability, damages and claims resulting from the use of the product.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) —

This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	SW1 DIP switch pin allocation	5	Tab. 6.	Cell terminal and temperature - J1_1, J1_2 and J1_3	7
Tab. 2.	CFG pins of MC33665A	6	Tab. 7.	Daisy chain TPL port 0 extension - J2_1	8
Tab. 3.	CAN ID pins of MC33665A	6	Tab. 8.	Accessories	10
Tab. 4.	Power and CAN connector - J25	7	Tab. 9.	Revision history	10
Tab. 5.	Daisy chain TPL port 1 - J2	7			

Figures

Fig. 1.	RD33774CNC3EVB block diagram	3	Fig. 4.	RD33774CNC3EVB connectors	7
Fig. 2.	RD33774CNC3EVB description	4	Fig. 5.	RD33774CNC3EVB test setup	9
Fig. 3.	CAN transceiver interface	5			

Contents

1	Important notice	2
2	Getting started	2
2.1	Kit contents	2
2.2	Additional hardware	2
3	Getting to know the hardware	3
3.1	Board overview	3
3.2	Board features	3
3.3	Block diagram	3
3.4	Board description	4
3.5	Connectors	6
4	Configuring the hardware	8
4.1	Standalone test setup	8
4.2	RD33774CNC3EVB as part of the HWRD- HVBMSCC	9
5	Available accessories	10
6	Revision history	10
	Legal information	11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.
