



32-Bit Controllers

Class Room Training - CT503

MPC5500 Family Workshop

Target Applications: Automotive, Commercial, Industrial, and Aerospace

To learn more: Visit <u>www.freescale.com</u> and type document number MPC5500FS in the Key Word Search, located in the upper right hand corner.

Course Description: A 3-day workshop that covers e200z6 Power Architecture core, memory protection and memory controller, cross-bar switch and all internal/external buses. Also included are details of all on-chip peripherals with hands-on provided on most modules.

After completing the workshop, the participant will understand the basic concepts of the Power Architecture and all major functional blocks of the MPC5500 devices. With hands-on examples and development tools, the participant will be able to program on-chip peripherals and optimize system design.

Who Should Attend: Software and system engineers who need to come up to speed quickly on how to program and with the MPC5500 family.

Participants will be provided: A hard copy of the workshop notes, lab book and textbook. A CDROM of all the lab experiments and demo version of the development tools is also provided.

Prerequisite: Knowledge/experience of some microprocessor/microcontroller is necessary.

Course Fees: \$1,000 USD per participant

Course Date and Location: August 19 - 21, 2008, Phoenix, Arizona





Course Enrollment

Open Enrollment: To view a list of open enrollment workshops for the MPC5500 Family:

- Navigate to: http://www.freescale.com/webapp/sps/site/training_information.isp?code=CT_503_MPC5500_Family_
- 2. Select View Scheduled Events Button (if button is missing, no classes are currently offered).
- 3. Select the **Register Link** for the class you wish to attend.

On-Site Enrollment: As with any of our Technical Training courses, the MPC5500M Family workshop can be taught at your facility and customized to fit your needs. The cost of a customer on-site class is dependent on the customer's training requirements.

Contact: techtraining@freescale.com for more information.

MPC5500 Family Workshop Agenda Day 2

54,

MPC5500 Overview

- · Main Features and Road Map
- · Compatibility and Scalability

Power Architecture Core

- Programming Model
- · Classic PowerPC Instruction Set
- Power Architecture Exceptions and Interrupts
- Interrupt Controller
- Memory Management Unit (MMU)
- Unified Cache

System Initialization

- · PLL and System Clock Generation
- Pad (Pin) Assignment and Configuration
- Boot-assist Module (Boot Sequence)
- Device Configuration
- System Reset Sources and Reset Handling
- Software Initialization Checklist

Peripherals

- Enhanced DMA (eDMA)
- Modular I/O System (eMIOS)

Day 3

Peripherals continued...

- Enhanced Timer Processor Unit (eTPU)
- Queued A/D Converter (eQADC)
- Enhanced Serial Communication
- · Interface (eSCI) and LIN Bus
- DSPI
- FlexCAN

System Memory

- · Error Correction Code
- SRAM
- Flash

Tools

- Nexus Summary
- Calibration

Freescale offers training related to all of Freescale's products and technologies.

We offer the following training options:

- Live Training
- Web-based Training

- Webinars
- Virtual Labs

For more information on the latest live and online training options, visit the Freescale Training Site at www.freescale.com/training.

Learn More:

For current information about Freescale products and documentation, please visit

www.freescale.com.

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008.

