56F8145

Target Applications

- > Polyphase metering> UPS
- > Electric vehicles
- > Currency validation
- > Industrial control/ networking


> Home appliances

- > Smart relays
- > Fire and security
- systems
- > Medical monitoring

Overview

The 56F8145 designers subscribe to the philosophy that you can never have enough of a good thing. That is why they added more on-chip Flash memory (up to 136 KB), analog-to-digital converter (ADC) inputs, timer channels, a pulse-width modulation (PWM) module and a quadrature decoder to the peripherals found in smaller members of the device family. With these additions, a whole new set of applications can now benefit from the hybrid microcontroller (MCU)/DSP capabilities of the 56800E architecture.

Imagine adding signal processing capabilities to a smart user interface or adding a sophisticated communication protocol to an industrial control application. The possibilities are endless, especially when you consider that you can have access to all these advanced features at extended temperatures.



56800E Core Features

- > Up to 40 MIPS at a guaranteed 40 MHz core frequency
- > DSP and MCU functionality in a unified, C-efficient architecture
- > JTAG/enhanced on-chip emulation (EOnCE[™]) for unobtrusive, real-time debugging
- > Four 36-bit accumulators
- > 16- and 32-bit bidirectional barrel shifter
- > Parallel instruction set with unique addressing modes
- > Hardware DO and REP loops available
- > Three internal address buses
- > Four internal data buses
- > Architectural support for 8-, 16- and 32-bit single-cycle data fetches
- > MCU-style software stack support
- > Controller-style addressing modes and instructions
- > Single-cycle 16 x 16-bit parallel multiplier-accumulator (MAC)
- > Proven to deliver more control functionality with a smaller memory footprint than competing architectures

Benefits

- > Hybrid architecture facilitates implementation of both control and signal processing functions in a single device
- > High-performance, secured Flash memory eliminates the need for external storage devices
- > Extended temperature range up to +105°C allows for operation of nonvolatile memory in industrial applications
- Flash memory emulation of EEPROM eliminates the need for external nonvolatile memory
- > 32-bit performance with 16-bit code density
- > On-chip voltage regulator and power management reduce overall system cost
- > Diversity of peripheral configuration facilitates the elimination of external components, improving system integration and reliability
- > This device boots directly from Flash, providing additional application flexibility
- > High-performance PWM with programmable fault capability simplifies design and promotes compliance with safety regulations
- > PWM and ADC modules are tightly coupled to reduce processing overhead
- > Low-voltage interrupts (LVIs) protect the system from brownout or power failure
- > Simple in-application Flash memory programming via EOnCE or serial communication





Memory Features

- > Architecture permits as many as three simultaneous accesses to program and data memory
- > On-chip memory includes high-speed volatile and nonvolatile components
 - 128 KB of Program Flash
 - 8 KB of Data RAM
 - 8 KB of Boot Flash
- > All memories operate at 40 MHz (zero wait states) over temperature range (-40°C to +105°C), with no software tricks or hardware accelerators required
- > Flash security feature prevents unauthorized accesses to its content

56F8145 Peripheral Circuit Features

- > PWM module with six outputs and four programmable fault inputs
- > Two serial peripheral interfaces (SPIs)
- Two serial communications interfaces (SCIs)
- > Eight 16-bit timers with input and output compare capability
- > On-chip 3.3V to 2.6V voltage regulator
- > Software-programmable Phase-Lock Loop (PLL)
- > 12-bit ADCs with 16 inputs, self-calibration and current injection capability
- > Up to 49 general-purpose input/output (GPIO) pins
- > External reset input pin for hardware reset
- > Computer operating properly (COP)
- > Integrated power-on reset and LVI module
- > I²C communications master mode (emulated)

Product Documentation

56F8300 Peripherals Manual	Detailed peripheral description of the 56F8300 family of devices Order Number: MC56F8300UM
56F8345/ 56F8145 Technical Data Sheet	Electrical and timing specifications, device-specific peripheral information and package and pin descriptions <i>Order Number:</i> MC56F8345
56F8145 Product Brief	Summary description and block diagram of the core, memory, peripherals and interfaces <i>Order Number:</i> MC56F8145PB
DSP56800E Reference Manual	Detailed description of the DSP56800E architecture, 16-bit core processor and the instruction set Order Number: DSP56800ERM

Ordering Information

Part	MC56F8145
Package Type Low-Profile Quad Flat Pack (LQFP)	
Pin Count	128
Order Number	MC56F8145VPY
Temperature Range	-40°C to +105°C

Award-Winning Development Environment

- > Processor Expert[™] (PE) technology provides a rapid application design (RAD) tool that combines easy-to-use, component-based software application creation with an expert knowledge system.
- > The CodeWarrior™ Integrated Development Environment (IDE) is a sophisticated tool for code navigation, compiling and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE technology, CodeWarrior tools and EVMs create a complete, scalable tools solution for easy, fast and efficient development.

Learn More: For more information about Freescale products, please visit www.freescale.com.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash* technology licensed from SST. © Freescale Semiconductor, Inc. 2005

