## MAC57D5xx DIS MCUs for Automotive Instrument Clusters

The MAC57D5xx family is the next-generation platform of instrument cluster devices specifically targeted to the cluster market using single and dual high-resolution displays.

## TARGET APPLICATIONS

- Instrument clusters
- Heads-up display
- Multifunction display

Leveraging a highly successful MPC56xxS product family, we are introducing a multicore architecture powered by ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ - M (for real-time applications) and ARM Cortex-A processors (for applications and HMI), coupled with 2D graphics accelerators, a head-up display (HUD) warping engine, dual TFT display drive, integrated stepper motor drivers and a powerful I/O processor that will offer leading-edge performance and scalability for cost-effective applications.
This family supports up to two WVGA resolution displays, including one with in-line HUD hardware warping. Graphics content is generated using a powerful Vivante 2D graphics processing unit (GPU) supporting OpenVG1.1, and the 2D animation and composition engine (2D-ACE), which significantly reduces memory footprint for content creation.

Embedded memories include up to 4 MB flash, 1 MB SRAM with error correcting codes (ECC) and up to 1.3 MB of graphics SRAM without ECC. Memory expansion is available through DDR2 and SDR DRAM interfaces while two flexible QuadSPI modules provide SDR and DDR serial flash expansion.

In response to the growing desire for security and functional safety, the MAC57D5xx family integrates our latest SHE-compliant cryptographic services engine (CSE2) and delivers support for ISO26262 ASIL-B functional safety compliance.

## FEATURES

Cortex-A5, 32-bit CPU (Application processor)

- Floating point unit (FPU) supporting double-precision floating-point operations
- NEON тм Media Processing Engine
- Memory management unit
- Up to 320 MHz



## Cortex-M4, 32-bit CPU

(Vehicle processor)

- 64 KB tightly-coupled memory (TCM)
- Single precision FPU
- Up to 160 MHz


## Cortex-M0+, 32-bit CPU

## (I/O processor)

- Intelligent stepper motor drive
- Low-power mode peripheral management


## Memory Sub-system

- System memory protection unit
- 4 MB on-chip flash including small sectors for EEPROM
- 1 MB on-chip SRAM with ECC
- 1.3 MB on-chip graphics SRAM with FlexECC


## Expandable Memory Interfaces

- $2 \times$ Dual QuadSPI serial flash controllers (including HyperFlash ${ }^{\text {™ }}$ support)
- Supports SDR and DDR serial flash
- DRAM controller supporting SDR and DDR2


## Graphics Features

- Vivante GC355 GPU supporting OpenVG ${ }^{\text {TM }} 1.1$
- $2 \times 2 \mathrm{D}-\mathrm{ACE}$ display controllers supporting up to $2 \times$ WVGA displays
- In-line hardware HUD warping engine
- Digital RGB, TCONO (RSDS), TCON1
- and OpenLDI/LVDS output options
- Digital video input
- RLE decoder for memory-memory decompression


## Safety and Security

- Latest CSE2 security-Secure Boot, Secure Mileage and Component Protection
- ISO 26262 ASIL-B Compliant MCU


## Peripherals

- 6 Stepper Motor Drivers with patented Stall Detection technology
- ${ }^{-}$- ound Generator Module (SGM) with PWM and $\mathrm{I}_{2} \mathrm{~S}$ outputs
- Autonomous RTC (self calibrating)
- Rich set of communication peripherals, including Ethernet-AVB, MLB50, CAN, LIN, SPI, I2C
- Up to 32 Timer/PWM channels
- 12-bit ADC and Analogue Comparators

MAC57D5xx FAMILY MATRIX

| Family | Flash | SRAM | Package | SDR | DDR2 | Quad SPI | GPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAC57D54H | 4 MB | $\begin{aligned} & 1.3 \mathrm{MB} \text { (non } \\ & \mathrm{ECC}) / 2 \times 512 \\ & \mathrm{kbit}(\mathrm{w} / \mathrm{ECC}) \end{aligned}$ | $208 \text { LQFP }$ <br> 516 MAPBGA | $\begin{aligned} & \text { 16-bit, } \\ & 160 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} \text { None } \\ \text { 16- or } 32 \text {-bit, } \\ 320 \mathrm{MHz} \end{gathered}$ | $2 \times$ Dual SDR/DDR QuadSPI, 100 MHz ( $200 \mathrm{MB} / \mathrm{s}$ ) | $\begin{gathered} \text { GC355 } \\ \text { (OpenVG) } \end{gathered}$ |
| SAC57D53H | 3 MB | $\begin{aligned} & 1.3 \mathrm{MB} \text { (non } \\ & \mathrm{ECC}) / 2 \times 512 \\ & \mathrm{kbit}(\mathrm{w} / \mathrm{ECC}) \end{aligned}$ | 208 LQFP 516 MAPBGA | $\begin{aligned} & \text { 16-bit, } \\ & 160 \mathrm{MHz} \end{aligned}$ | None $\begin{aligned} & \text { 16- or } 32 \text {-bit, } \\ & 320 \mathrm{MHz} \end{aligned}$ | $2 \times$ Dual SDR/DDR QuadSPI, 100 MHz ( $200 \mathrm{MB} / \mathrm{s}$ ) | $\begin{gathered} \text { GC355 } \\ \text { (OpenVG) } \end{gathered}$ |
| SAC57D52L | 2 MB | $\begin{aligned} & 1.3 \mathrm{MB} \text { (non } \\ & \text { ECC)/ } 2 \times 512 \\ & \text { kbit (w/ECC) } \end{aligned}$ | 208 LQFP | $\begin{gathered} \text { 16-bit, } \\ 160 \mathrm{MHz} \end{gathered}$ | None | $2 \times$ Dual SDR/DDR QuadSPI, 100 MHz ( $200 \mathrm{MB} / \mathrm{s}$ ) | $\begin{gathered} \text { GC355 } \\ \text { (OpenVG) } \end{gathered}$ |

**Not all feature differences shown in table above, refer to datasheet for specific feature details

## www.nxp.com/MAC57D5xx

 and/or elsewhere. NEON is a trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. © 2016 NXP B.V.

Document Number: MAC57D5xxFS REV 4

