

# **Freescale Semiconductor**

**Engineering Bulletin** 

EB668 Rev. 0, 05/2006

# 56F8300 ADC Clock Considerations

# Introduction

This bulletin explains how to ensure proper operation in 56F834x, 56F835x, or 56F836x devices with multiple dual analog-to-digital converters (ADCs) that share a voltage reference.

# Details

Dual ADCs in many 56F8300 devices (56F834x, 56F835x, or 56F836x) share a voltage reference and each sample the reference voltage at every half-ADC clock, even when the digital wrapper prevents the ADC from running. The ADCs' independent accesses to the shared reference voltage produces inconsistent results. In this situation, an ADC can capture data which appears to have bi-modal distribution of values due to disturbance of the common reference voltage by other channels. When ADC channels operate off a common ADC clock, this bi-modal distribution is not seen, as all samples occur concurrently.



© Freescale Semiconductor, Inc., 2006. All rights reserved.



#### Details

## **ADC Clocks**

At start-up, or when clocks have been re-enabled by PCE bits:

- The ADC clocks are in sync
- The analog core is capturing data
- The digital wrapper is ignoring data because the ADCs are stopped



Figure 1 ADC Clock at Start-up or After Re-enabling

When the ADCA clock is started by writing to the START bit:

- The ADCA clock is resynchronized to the next IPBus clock
- The ADCB clock doesn't change
- The clocks are now out of sync



Figure 2 When ADCA Clock Is Started by Writing to the START Bit



## Solutions

## When using software to start ADC scans:

• Use only one ADC

or

• If both ADCs are needed, use the auto power down (APD) mode and run only one ADC at a time

### Ensure simultaneous voltage references

- Align ADC clocks
  - Use a common ADC clock divider
  - Trigger ADCs using a quad timer
  - Ensure the trigger occurs when the ADC clocks are either in phase or 180 degrees out of phase
  - The trigger rate should be a sub-multiple of the ADC clock rate so the trigger period is an even number of ADC clock periods

## **Common Questions**

Q: Does this mean a system can't operate the ADCs at different sample rates?

**A:** No. ADCs must have a common clock rate, but may trigger at any sampling rate, as long as clock edges remain aligned.

Points to remember:

- Trigger ADCs from a common timer
- Use only samples rates that are submultiples of the ADC clock

Example:

Common ADC clock :  $f_{ADC} = IPBus_{12} = 5 \text{ MHz}$ 

ADC A :  $f_{ADC}/67 = 74.627$  KHz  $\Rightarrow \Pi_{ADCA} = 12.67 = 804$  sys clocks

ADC B:  $f_{ADC}/66 = 75.758$  KHz  $\Rightarrow \Pi_{ADCB} = 12.66 = 792$  sys clocks





Q: Does this work around affect PWM-ADC synchronization?

A: Yes, but the effect is small.

- · Phase adjustments must maintain clock edge alignment
  - PWM reload rates should be identical
  - Phase adjustments must be in multiples of one-half the ADC clock (6 sys clock), implying a 6x coarser adjustment of PWM-ADC phasing
- The phase difference between PWM clocks and PWM reload pulse should be measured by the timer after set-up
  - Include phase delta in timer 2 and timer 3 values

#### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2004. All rights reserved.



EB668 Rev. 0, 05/2006