MKL02Z32CAF4R

20 WLCSP (AF)

1.99 x 1.94 x 0.56 Pitch 0.4 mm

Kinetis KL02 32 KB Flash

48 MHz Cortex-M0+ Based Microcontroller

Designed with efficiency in mind. Features a size efficient, ultrasmall package, energy efficient ARM Cortex-M0+ 32-bit performance. Shares the comprehensive enablement and scalability of the Kinetis family. This product offers:

This product others:

- Run power consumption down to 36 $\mu\text{A}/\text{MHz}$ in very low power run mode
- Static power consumption down to 2 µA with full state retention and 4 µs wakeup
- Ultra-efficient Cortex-M0+ processor running up to 48 MHz with industry leading throughput
- · Memory option is up to 32 KB flash and 4 KB RAM
- Energy-saving architecture is optimized for low power with 90nm TFS technology, clock and power gating techniques, and zero wait state flash memory controller

Performance

• 48 MHz ARM[®] Cortex[®]-M0+ core

Memories and memory interfaces

- Up to 32 KB program flash memory
- Up to 4 KB SRAM

System peripherals

- Nine low-power modes to provide power optimization based on application requirements
- COP Software watchdog
- SWD debug interface and Micro Trace Buffer
- Bit Manipulation Engine

Clocks

- 32 kHz to 40 kHz crystal oscillator
- Multi-purpose clock source
- 1 kHz LPO clock

Operating Characteristics

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range (ambient): -40 to 85°C

Human-machine interface

• 18 general-purpose input/output (GPIO)

Communication interfaces

- One 8-bit SPI module
- One low power UART module
- Two I2C module

Analog Modules

- 12-bit SAR ADC
- Analog comparator (CMP) containing a 6-bit DAC and programmable reference input

Timers

- Two 2-channel Timer/PWM modules
- 16-bit low-power timer (LPTMR)

Security and integrity modules

• 80-bit unique identification number per chip



NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.

Ordering Information 1

Part Number	Mer	Maximum number of I\O's	
	Flash (KB)	SRAM (KB)	
MKL02Z32CAF4R	32	4	18

1. To confirm current availability of ordererable part numbers, go to http://www.nxp.com and perform a part number search.

Related Resources

Туре	Description	Resource
Selector Guide	The NXP Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL0XPB ¹
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL02P20M48SF0RM ¹
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL02P20M48SF0 ¹
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_L_xN33H ²
Package drawing	Package dimensions are provided in package drawings.	WLCSP 20-pin: 98ASA00539D ¹

1. To find the associated resource, go to http://www.nxp.com and perform a search using this term.

2. To find the associated resource, go to http://www.nxp.com and perform a search using this term with the "x" replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.




Figure 1. Functional block diagram

Table of Contents

1	Rati	ngs5
	1.1	Thermal handling ratings5
	1.2	Moisture handling ratings5
	1.3	ESD handling ratings5
	1.4	Voltage and current operating ratings5
2	Ger	eral6
	2.1	AC electrical characteristics6
	2.2	Nonswitching electrical specifications
		2.2.1 Voltage and current operating requirements7
		2.2.2 LVD and POR operating requirements7
		2.2.3 Voltage and current operating behaviors
		2.2.4 Power mode transition operating behaviors9
		2.2.5 Power consumption operating behaviors 10
		2.2.6 EMC Radiated Emissions Web Search
		Procedure boilerplate 14
		2.2.7 Capacitance attributes14
	2.3	Switching specifications15
		2.3.1 Device clock specifications15
		2.3.2 General switching specifications 15
	2.4	Thermal specifications16
		2.4.1 Thermal operating requirements 16
		2.4.2 Thermal attributes16
3		oheral operating requirements and behaviors
	3.1	Core modules17
		3.1.1 SWD electricals
	3.2	System modules
	3.3	Clock modules
		3.3.1 MCG specifications
		3.3.2 Oscillator electrical specifications19
	3.4	Memories and memory interfaces
		3.4.1 Flash electrical specifications
	3.5	Security and integrity modules
	3.6	Analog22

		3.6.1	ADC electrical specifications	. 22
		3.6.2	CMP and 6-bit DAC electrical specifications	26
	3.7	Timers	3	.28
	3.8	Comm	unication interfaces	. 28
		3.8.1	SPI switching specifications	28
		3.8.2	Inter-Integrated Circuit Interface (I2C) timing	. 32
		3.8.3	UART	.34
4	Dim	ensions	3	34
	4.1	Obtain	ing package dimensions	.34
5	Pino			
	5.1		signal multiplexing and pin assignments	
			pinouts	
6	Ord	ering pa	arts	. 36
	6.1	Determ	nining valid orderable parts	.36
7	Par		cation	
	7.1	Descri	ption	.37
	7.2		t	
	7.3			
	7.4	Examp	ble	.38
8			age marking	
9	Terr		y and guidelines	
	9.1		ion: Operating requirement	
	9.2		ion: Operating behavior	
	9.3		ion: Attribute	
	9.4		ion: Rating	
	9.5		of exceeding a rating	. 40
	9.6		onship between ratings and operating	
			ements	
	9.7		ines for ratings and operating requirements	
	9.8		ion: Typical value	
			I value conditions	
10	Rev	ision hi	story	.43

1 Ratings

1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free		260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.2 Moisture handling ratings

Table 2. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	1	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

 Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

1.4 Voltage and current operating ratings


 Table 4.
 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current	_	120	mA
V _{IO}	IO pin input voltage	-0.3	V _{DD} + 0.3	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

2 General

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + (V_{IH} - V_{IL}) / 2

Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- C_L=30 pF loads
- Slew rate disabled
- Normal drive strength

2.2 Nonswitching electrical specifications

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	_
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	—
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	—
V _{IH}	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V \leq V _{DD} \leq 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$		V	
I _{ICIO}	IO pin negative DC injection current—single pin • V _{IN} < V _{SS} –0.3V	-3	_	mA	1
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins				_
	Negative current injection	-25	_	mA	
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	2
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	—	V	_

2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

- 1. All I/O pins are internally clamped to V_{SS} through a ESD protection diode. There is no diode connection to V_{DD} . If V_{IN} greater than V_{IO_MIN} (= V_{SS} -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = ($V_{IO_MIN} V_{IN}$)/II_{CIO}I.
- 2. Open drain outputs must be pulled to V_{DD} .

2.2.2 LVD and POR operating requirements

Table 6. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling V _{DD} POR detect voltage	0.8	1.1	1.5	V	_
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	_
	Low-voltage warning thresholds — high range					1

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{LVW1H}	 Level 1 falling (LVWV = 00) 	2.62	2.70	2.78	V	
V _{LVW2H}	 Level 2 falling (LVWV = 01) 	2.72	2.80	2.88	V	
V _{LVW3H}	 Level 3 falling (LVWV = 10) 	2.82	2.90	2.98	V	
V _{LVW4H}	 Level 4 falling (LVWV = 11) 	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	_
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V _{LVW1L}	• Level 1 falling (LVWV = 00)	1.74	1.80	1.86	v	
V _{LVW2L}	 Level 2 falling (LVWV = 01) 	1.84	1.90	1.96	v	
V _{LVW3L}	 Level 3 falling (LVWV = 10) 	1.94	2.00	2.06	v	
V _{LVW4L}	• Level 4 falling (LVWV = 11)	2.04	2.10	2.16	v	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	—
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	—
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	—

 Table 6.
 V_{DD} supply LVD and POR operating requirements (continued)

1. Rising thresholds are falling threshold + hysteresis voltage

2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — Normal drive pad (except RESET)				1, 2
	 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = −5 mA 	V _{DD} – 0.5	—	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -2.5 \text{ mA}$	V _{DD} – 0.5	—	V	
V _{OH}	Output high voltage — High drive pad (except RESET)				1, 2
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -20 mA	V _{DD} – 0.5	—	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -10 \text{ mA}$	V _{DD} – 0.5	_	V	
I _{OHT}	Output high current total for all ports	—	100	mA	—
V _{OL}	Output low voltage — Normal drive pad				1
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 5 mA	_	0.5	v	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 2.5 \text{ mA}$	—	0.5	V	

Symbol	Description	Min.	Max.	Unit	Notes
V _{OL}	Output low voltage — High drive pad				1
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 20 mA	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 10 \text{ mA}$	_	0.5	V	
I _{OLT}	Output low current total for all ports	_	100	mA	—
I _{IN}	Input leakage current (per pin) for full temperature range	_	1	μA	3
I _{IN}	Input leakage current (per pin) at 25 °C	_	0.025	μA	3
I _{IN}	Input leakage current (total all pins) for full temperature range	_	41	μA	3
I _{OZ}	Hi-Z (off-state) leakage current (per pin)	—	1	μA	—
R _{PU}	Internal pullup resistors	20	50	kΩ	4

Table 7. Voltage and current operating behaviors (continued)

- 1. PTA12, PTA13, PTB0 and PTB1 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
- 2. The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.
- 3. Measured at V_{DD} = 3.6 V
- 4. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx \rightarrow RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

 Table 8. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.		_	300	μs	1
	• VLLS0 \rightarrow RUN	_	95	115	μs	

Symbol	Description	Min.	Тур.	Max.	Unit	
	• VLLS1 → RUN	—	93	115	μs	
	• VLLS3 → RUN	_	42	53	μs	
	 VLPS → RUN 	_	4	4.4	μs	
	• STOP → RUN	_	4	4.4	μs	

 Table 8. Power mode transition operating behaviors (continued)

1. Normal boot (FTFA_FOPT[LPBOOT]=11).

2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I _{DDA}	Analog supply current	—		See note	mA	1
I _{DD_RUNCO}	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V		3.6	4	mA	2
I _{DD_RUN}	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V		4.3	4.6	mA	2
I _{DD_RUN}	Run mode current - 48 MHz core / 24 MHz bus and	at 25 °C	4.8	5	mA	2, 3
	flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	at 95 °C	5	5.2	mA	
I _{DD_WAIT}	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	—	2.3	2.6	mA	2
I _{DD_WAIT}	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	—	1.8	2.1	mA	2
I _{DD_PSTOP2}	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus, at 3.0 V	—	1.3	1.5	mA	2
IDD_VLPRCO	Very low power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash, at 3.0 V	—	145	198	μA	4
I _{DD_VLPR}	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	—	165	217	μA	4

 Table 9. Power consumption operating behaviors

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I _{DD_VLPR}	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	—	185	237	μA	3, 4
I _{DD_VLPW}	Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V		86	141	μA	4
I _{DD_STOP}	Stop mode current at 3.0 V	at 25 °C	230	268	μA	—
		at 50 °C	238	301	μA	
		at 70 °C	259	307	μA	
		at 85 °C	290	352	μA	
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V	at 25 °C	2.3	4.28	μA	—
		at 50 °C	4.75	8.29	μA	
		at 70 °C	10.1	17.63	μA	
		at 85 °C	20.23	33.55	μA	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V	at 25 °C	1.12	1.33	μA	—
		at 50 °C	1.59	2.12	μA	
		at 70 °C	2.81	3.57	μA	1
		at 85 °C	5.26	6.45	μA	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V	at 25 °C	0.58	0.69	μA	—
		at 50 °C	0.9	1.04	μA	
		at 70 °C	1.68	2.02	μA	
		at 85 °C	3.51	4.05	μA	
IDD_VLLS0	Very low-leakage stop mode 0 current	at 25 °C	0.3	0.4	μA	_
	(SMC_STOPCTRL[PORPO] = 0) at 3.0 V	at 50 °C	0.62	0.75	μA	
		at 70 °C	1.38	1.71	μA	
		at 85 °C	3.16	3.71	μA	1
I _{DD_VLLS0}	Very low-leakage stop mode 0 current	at 25 °C	0.12	0.23	μA	5
	(SMC_STOPCTRL[PORPO] = 1) at 3.0 V	at 50 °C	0.44	0.58	μA	1
		at 70 °C	1.21	1.55	μA	1
		at 85 °C	3.01	3.57	μA	1

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

- 2. MCG configured for FEI mode.
- 3. Incremental current consumption from peripheral activity is not included.
- 4. MCG configured for BLPI mode.
- 5. No brownout

Symbol	Description			Tem	peratur	e (°C)		Unit
			-40	25	50	70	85	1
I _{IREFSTEN4MHz}	4 MHz internal reference clock (I Measured by entering STOP or v with 4 MHz IRC enabled.	,	56	56	56	56	56	μA
IREFSTEN32KHz	32 kHz internal reference clock (Measured by entering STOP mo kHz IRC enabled.		52	52	52	52	52	μA
I _{EREFSTEN32KHz}	External 32 kHz crystal clock	VLLS1	440	490	540	560	570	nA
	adder by means of the OSC0_CR[EREFSTEN and	VLLS3	440	490	540	560	570	
	EREFSTEN] bits. Measured by	VLPS	510	560	560	560	610	
	entering all modes with the crystal enabled.	STOP	510	560	560	560	610	
I _{CMP}	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.		22	22	22	22	22	μA
I _{UART}	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.		66	66	66	66	66	μA
I _{TPM}	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source	MCGIRCLK (4 MHz internal reference clock)	86	86	86	86	86	μA
	configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.	OSCERCLK (4 MHz external crystal)	235	256	265	274	280	
I _{BG}		Bandgap adder when BGEN bit is set and device is placed in VLPx, or VLLSx mode.		45	45	45	45	μA
I _{ADC}	device is placed in VLPx, or VLLSx mode. ADC peripheral adder combining the measured values at V _{DD} and V _{DDA} by placing the device in STOP or VLPS mode. ADC is configured for low-power mode using the internal clock and continuous conversions.		366	366	366	366	366	μA

Table 10. Low power mode peripheral adders — typical value

2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- No GPIOs toggled

- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode current vs. core frequency

2.2.6 EMC Radiated Emissions Web Search Procedure boilerplate

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.nxp.com.
- 2. Perform a keyword search for "EMC design"

2.2.7 Capacitance attributes

Table 11. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN}	Input capacitance	—	7	pF

2.3 Switching specifications

2.3.1 Device clock specifications

Table 12. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode			
f _{SYS}	System and core clock	_	48	MHz
f _{BUS}	Bus clock	_	24	MHz
f _{FLASH}	Flash clock	_	24	MHz
f _{LPTMR}	LPTMR clock	_	24	MHz
	VLPR and VLPS modes ¹		•	
f _{SYS}	System and core clock	_	4	MHz
f _{BUS}	Bus clock	_	1	MHz
f _{FLASH}	Flash clock	_	1	MHz
f _{LPTMR}	LPTMR clock ²	_	24	MHz
f _{ERCLK}	External reference clock	—	32.768	kHz
f _{LPTMR_ERCLK}	LPTMR external reference clock	_	16	MHz
f _{TPM}	TPM asynchronous clock	—	8	MHz
f _{UART0}	UART0 asynchronous clock	_	8	MHz

 The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.

2. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise and fall time	—	36	ns	3

Table 13. General switching specifications

General

- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. 75 pF load

2.4 Thermal specifications

2.4.1 Thermal operating requirements

Table 14. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
TJ	Die junction temperature	-40	95	°C	
T _A	Ambient temperature	-40	85	°C	1

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed the maximum. The simplest method to determine T_J is: $T_J = T_A + \theta_{JA} \times chip$ power dissipation.

2.4.2 Thermal attributes

Table 15. Thermal attributes

Board type	Symbol	Description	20 WLCSP	Unit	Notes
Single-layer (1S)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	69.8	°C/W	1
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	57.5	°C/W	
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	62.03	°C/W	
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	54.3	°C/W	
—	R _{θJB}	Thermal resistance, junction to board	51.64	°C/W	2
—	R _{θJC}	Thermal resistance, junction to case	0.73	°C/W	3
_	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

3 Peripheral operating requirements and behaviors

3.1 Core modules

3.1.1 SWD electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns

 Table 16.
 SWD full voltage range electricals




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

3.2 System modules

There are no specifications necessary for the device's system modules.

3.3 Clock modules

3.3.1 MCG specifications

Table 17. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal V _{DD} and 25 °C	—	32.768	—	kHz	
f _{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTRIM] and C4[SCFTRIM]	_	± 0.3	± 0.6	%f _{dco}	1

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
Δf _{dco_t}	Total deviation of	trimmed average DCO output Itage and temperature	_	+0.5/-0.7	± 3	%f _{dco}	1, 2
Δf_{dco_t}		trimmed average DCO output ed voltage and temperature	_	± 0.4	± 1.5	%f _{dco}	1, 2
f _{intf_ft}		frequency (fast clock) — nominal V _{DD} and 25 °C	—	4	—	MHz	
$\Delta f_{intf_{ft}}$	(fast clock) over te	on of internal reference clock emperature and voltage — nominal V _{DD} and 25 °C	_	+1/-2	± 3	%f _{intf_ft}	2
f _{intf_t}	Internal reference trimmed at nomina	frequency (fast clock) — user al V _{DD} and 25 °C	3	_	5	MHz	
f _{loc_low}	Loss of external c RANGE = 00	ock minimum frequency —	(3/5) x f _{ints_t}	_	—	kHz	
f _{loc_high}	Loss of external c RANGE = 01, 10,	ock minimum frequency — or 11	(16/5) x f _{ints_t}	_	—	kHz	
	1	Fl	L			Į	
f _{fll_ref}	FLL reference free	quency range	31.25	_	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS = 00) 640 × f _{fll_ref}	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01) $1280 \times f_{fl_ref}$	40	41.94	48	MHz	
f _{dco_t_DMX3} 2	DCO output frequency	Low range (DRS = 00) 732 × f _{fll_ref}	_	23.99	_	MHz	5, 6
		Mid range (DRS = 01) 1464 × f _{fll_ref}	_	47.97	_	MHz	
J _{cyc_fll}	FLL period jitter			180		ps	7
-	• f _{VCO} = 48 M	Hz					
t _{fll_acquire}	FLL target frequer	ncy acquisition time	_	_	1	ms	8

Table 17.	MCG specifications	(continued)
-----------	--------------------	-------------

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V_{DD} and 25 °C, $f_{ints_{t}}$.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco t}) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

3.3.2 Oscillator electrical specifications

3.3.2.1 Oscillator DC electrical specifications Table 18. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	_	3.6	V	
IDDOSC	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	-	nA	
IDDOSC	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μA	
C _x	EXTAL load capacitance			_		2, 3
Cy	XTAL load capacitance	_	_	—		2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)		10	_	MΩ	
R _S	Series resistor — low-frequency, low-power mode (HGO=0)	_		—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)		200	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

1. V_{DD}=3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

3. C_x, C_y can be provided by using either the integrated capacitors or by using external components.

4. When low power mode is selected, R_F is integrated and must not be attached externally.

5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.2.2 Oscillator frequency specifications Table 19. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)				ms	1, 2

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_		_	ms	

 Table 19. Oscillator frequency specifications (continued)

1. Proper PC board layout procedures must be followed to achieve specifications.

Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

3.4 Memories and memory interfaces

3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	—	7.5	18	μs	
t _{hversscr}	Sector Erase high-voltage time	—	13	113	ms	1
t _{hversall}	Erase All high-voltage time	—	52	452	ms	1

Table 20. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

3.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec1k}	Read 1s Section execution time (flash sector)	—	—	60	μs	1
t _{pgmchk}	Program Check execution time	—	—	45	μs	1
t _{rdrsrc}	Read Resource execution time	—	—	30	μs	1
t _{pgm4}	Program Longword execution time	—	65	145	μs	—
t _{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
t _{rd1all}	Read 1s All Blocks execution time	—	—	0.5	ms	—
t _{rdonce}	Read Once execution time			25	μs	1

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{pgmonce}	Program Once execution time	—	65	—	μs	—
t _{ersall}	Erase All Blocks execution time	—	61	500	ms	2
t _{vfvkev}	Verify Backdoor Access Key execution time	_	_	30	μs	1

 Table 21. Flash command timing specifications (continued)

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation		1.5	4.0	mA

3.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Program	n Flash				
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	_	years	_
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years	_
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40 °C \leq T_i \leq 125 °C.

3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog

3.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

<u> </u>			-				
Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V_{DDA}	Supply voltage	Absolute	1.71	—	3.6	V	—
ΔV_{DDA}	Supply voltage	Delta to $V_{DD} (V_{DD} - V_{DDA})$	-100	0	+100	mV	2
ΔV_{SSA}	Ground voltage	Delta to V_{SS} ($V_{SS} - V_{SSA}$)	-100	0	+100	mV	2
V_{REFH}	ADC reference voltage high		1.13	V _{DDA}	V _{DDA}	V	3
V _{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	3
V _{ADIN}	Input voltage		V _{REFL}	—	V _{REFH}	V	
C _{ADIN}	Input capacitance	8-bit / 10-bit / 12-bit modes	_	4	5	pF	_
R _{ADIN}	Input series resistance		_	2	5	kΩ	_
R _{AS}	Analog source	12-bit modes					4
	resistance (external)	f _{ADCK} < 4 MHz	—	_	5	kΩ	
f _{ADCK}	ADC conversion clock frequency	≤ 12-bit mode	1.0		18.0	MHz	5
C _{rate}	ADC conversion	≤ 12-bit modes					6
	rate	No ADC hardware averaging	20.000	—	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					

3.6.1.1 12-bit ADC operating conditions Table 24. 12-bit ADC operating conditions

1. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.

2. DC potential difference.

For packages without dedicated VREFH and VREFL pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SSA}.

4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.</p>

5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.

6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 7. ADC input impedance equivalency diagram

3.6.1.2 12-bit ADC electrical characteristics

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215	—	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC =	1.2	2.4	3.9	MHz	t _{ADACK} =
	asynchronous clock source	0	2.4	4.0	6.1	MHz	1/f _{ADACK}
		• ADLPC = 1, ADHSC = 1	3.0	5.2	7.3	MHz	
f _{adack}		 ADLPC = 0, ADHSC = 0 ADLPC = 0, ADHSC = 1 	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapte	r for sample	times		1	
TUE	Total unadjusted	12-bit modes		±4	±6.8	LSB ⁴	5
	error	12-bit modes	—	±1.4	±2.1		
DNL	Differential non-	12-bit modes	—	±0.7	-1.1 to	LSB ⁴	5
	linearity	 <12-bit modes 	_	±0.2	+1.9 -0.3 to 0.5		

Table 25.	12-bit ADC	characteristics	(V _{REFH} =	V _{DDA} ,	$V_{REFL} = V$	V _{SSA})
-----------	------------	-----------------	----------------------	--------------------	----------------	--------------------


Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
INL	Integral non- linearity	12-bit modes	_	±1.0	–2.7 to +1.9	LSB ⁴	5
		 <12-bit modes 	_	±0.5	–0.7 to +0.5		
E _{FS}	Full-scale error	12-bit modes	_	-4	-5.4	LSB ⁴	V _{ADIN} =
		12-bit modes	_	-1.4	-1.8		V _{DDA} ⁵
EQ	Quantization error	12-bit modes	-		±0.5	LSB ⁴	
E _{IL}	Input leakage IIn × R _{AS}			mV	I _{In} = leakage current		
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	6
V _{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	6

Table 25. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

1. All accuracy numbers assume the ADC is calibrated with V_{REFH} = V_{DDA}

- Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. ADC conversion clock < 3 MHz

Peripheral operating requirements and behaviors



Typical ADC 12-bit Single Ended ENOB vs ADC Clock

Figure 8. Typical ENOB vs. ADC_CLK for 12-bit single-ended mode

3.6.2 CMP and 6-bit DAC electrical specifications Table 26. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage	1.71		3.6	V
IDDHS	Supply current, High-speed mode (EN=1, PMODE=1)	_		200	μΑ
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)	—	_	20	μA
V _{AIN}	Analog input voltage	$V_{\rm SS}-0.3$	_	V _{DD}	V
V _{AIO}	Analog input offset voltage	_	_	20	mV
V _H	Analog comparator hysteresis ¹				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	—	30	—	mV
V _{CMPOh}	Output high	V _{DD} – 0.5	_		V
V _{CMPOI}	Output low	_		0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t _{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay ²	_		40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	_	μA


Table 26. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
INL	6-bit DAC integral non-linearity	-0.5	-	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD}-0.6 V.

 Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.

3. $1 \text{ LSB} = V_{\text{reference}}/64$








Figure 10. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

3.7 Timers

See General switching specifications.

3.8 Communication interfaces

3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to $20\% V_{DD}$ and $80\% V_{DD}$ thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x t _{periph}	ns	2
3	t _{Lead}	Enable lead time	1/2	—	t _{SPSCK}	—
4	t _{Lag}	Enable lag time	1/2	—	t _{SPSCK}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} – 30	1024 x t _{periph}	ns	—
6	t _{SU}	Data setup time (inputs)	20	—	ns	—
7	t _{HI}	Data hold time (inputs)	0	—	ns	—
8	t _v	Data valid (after SPSCK edge)		12	ns	—
9	t _{HO}	Data hold time (outputs)	0	—	ns	—
10	t _{RI}	Rise time input	—	t _{periph} – 25	ns	—
	t _{FI}	Fall time input]			
11	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

Table 27. SPI master mode timing on slew rate disabled pads

1. For SPI0, f_{periph} is the bus clock (f_{BUS}).

2. $t_{periph} = 1/f_{periph}$


Table 28. SPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x	ns	2
				t _{periph}		
3	t _{Lead}	Enable lead time	1/2	_	t _{SPSCK}	
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} – 30	1024 x	ns	_
				t _{periph}		
6	t _{SU}	Data setup time (inputs)	96	_	ns	—
7	t _{HI}	Data hold time (inputs)	0	_	ns	—
8	t _v	Data valid (after SPSCK edge)	_	52	ns	—
9	t _{HO}	Data hold time (outputs)	0	—	ns	—
10	t _{RI}	Rise time input	_	t _{periph} – 25	ns	—
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	36	ns	—
	t _{FO}	Fall time output				

1. For SPI0, f_{periph} is the bus clock (f_{BUS}).

Peripheral operating requirements and behaviors

2. $t_{periph} = 1/f_{periph}$



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.




Figure 11. SPI master mode timing (CPHA = 0)

1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 12. SPI master mode timing (CPHA = 1)

Table 29.	SPI slave mode	timing on slew	rate disabled pads
-----------	----------------	----------------	--------------------

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}		ns	2

Num.	Symbol	Description	Min.	Max.	Unit	Note
3	t _{Lead}	Enable lead time	1	—	t _{periph}	—
4	t _{Lag}	Enable lag time	1	—	t _{periph}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} – 30	—	ns	—
6	t _{SU}	Data setup time (inputs)	3	_	ns	_
7	t _{HI}	Data hold time (inputs)	7	_	ns	—
8	t _a	Slave access time	23	t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	23	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	_	25.7	ns	
11	t _{HO}	Data hold time (outputs)	0	_	ns	—
12	t _{RI}	Rise time input	_	t _{periph} – 25	ns	—
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

Table 29.	SPI slave mode timing on slew rate disabled	pads ((continued)	ļ
-----------	---	--------	-------------	---

For SPI0, f_{periph} is the bus clock (f_{BUS}).
 t_{periph} = 1/f_{periph}
 Time to data active from high-impedance state

4. Hold time to high-impedance state

Table 30. SPI slave mode timing on slew rate enabled pads


Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}	—	ns	2
3	t _{Lead}	Enable lead time	1	—	t _{periph}	—
4	t _{Lag}	Enable lag time	1	—	t _{periph}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} – 30	—	ns	—
6	t _{SU}	Data setup time (inputs)	2	—	ns	—
7	t _{HI}	Data hold time (inputs)	7	—	ns	—
8	ta	Slave access time	_	t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	_	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	_	122	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	—
12	t _{RI}	Rise time input	_	t _{periph} – 25	ns	—
	t _{FI}	Fall time input	1			
13	t _{RO}	Rise time output	_	36	ns	—
	t _{FO}	Fall time output]			

1. For SPI0, f_{periph} is the bus clock (f_{BUS}).


2. $t_{periph} = 1/f_{periph}$

3. Time to data active from high-impedance state

4. Hold time to high-impedance state







NOTE: Not defined



3.8.2 Inter-Integrated Circuit Interface (I2C) timing Table 31. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f _{SCL}	0	100 ¹	0	400 ²	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD} ; STA	4	_	0.6	—	μs
LOW period of the SCL clock	t _{LOW}	4.7	_	1.25	—	μs
HIGH period of the SCL clock	t _{HIGH}	4	_	0.6	—	μs
Set-up time for a repeated START condition	t _{SU} ; STA	4.7	_	0.6	—	μs
Data hold time for I ² C bus devices	t _{HD} ; DAT	0 ³	3.45 ⁴	0 ⁵	0.9 ³	μs
Data set-up time	t _{SU} ; DAT	250 ⁶	_	100 ⁴ , ⁷	—	ns
Rise time of SDA and SCL signals	t _r		1000	20 +0.1C _b ⁸	300	ns
Fall time of SDA and SCL signals	t _f	_	300	20 +0.1C _b ⁷	300	ns
Set-up time for STOP condition	t _{SU} ; STO	4	_	0.6	—	μs
Bus free time between STOP and START condition	t _{BUF}	4.7	_	1.3	—	μs
Pulse width of spikes that must be suppressed by the input filter	t _{SP}	N/A	N/A	0	50	ns

1. The PTB3 and PTB4 pins can support only the Standard mode.

- 2. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can be achieved only when using the normal drive pins and VDD ≥ 2.7 V.
- 3. The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 4. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 5. Input signal Slew = 10 ns and Output Load = 50 pF
- 6. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 7. A Fast mode I²C bus device can be used in a Standard mode I2C bus system, but the requirement $t_{SU; DAT} \ge 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line $t_{max} + t_{SU; DAT} = 1000 + 250 = 1250$ ns (according to the Standard mode I²C bus specification) before the SCL line is released.
- 8. C_b = total capacitance of the one bus line in pF.

Table 32. I²C 1Mbit/s timing

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f _{SCL}	0	1 ¹	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD} ; STA	0.26	_	μs
LOW period of the SCL clock	t _{LOW}	0.5	—	μs
HIGH period of the SCL clock	t _{HIGH}	0.26		μs
Set-up time for a repeated START condition	t _{SU} ; STA	0.26		μs

Characteristic	Symbol	Minimum	Maximum	Unit
Data hold time for I_2C bus devices	t _{HD} ; DAT	0	—	μs
Data set-up time	t _{SU} ; DAT	50		ns
Rise time of SDA and SCL signals	t _r	20 +0.1C _b	120	ns
Fall time of SDA and SCL signals	t _f	20 +0.1C _b ²	120	ns
Set-up time for STOP condition	t _{SU} ; STO	0.26	—	μs
Bus free time between STOP and START condition	t _{BUF}	0.5		μs
Pulse width of spikes that must be suppressed by the input filter	t _{SP}	0	50	ns

 Table 32.
 I²C 1Mbit/s timing (continued)

- 1. The maximum SCL clock frequency of 1 Mbit/s can support 200 pF bus loading when using the normal drive pins and VDD \ge 2.7 V.
- 2. $C_b = total capacitance of the one bus line in pF.$




Figure 15. Timing definition for devices on the I²C bus

3.8.3 UART

See General switching specifications.

4 Dimensions

4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
20-pin WLCSP	98ASA00539D

5 Pinout

5.1 KL02 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

NOTE

PTB3 and PTB4 are true open drain pins. To use these pins as outputs, you must use an external pullup resistor to make them output correct values when using I2C, GPIO, and UART0.

20 WLC SP	Pin Name	Default	ALTO	ALT1	ALT2	ALT3
B4	VDD	VDD	VDD			
B4	VREFH	VREFH	VREFH			
C3	VREFL	VREFL	VREFL			
C3	VSS	VSS	VSS			
C4	PTA3	EXTAL0	EXTALO	PTA3	I2C0_SCL	I2C1_SDA
D4	PTA4	XTAL0	XTAL0	PTA4	I2C0_SDA	I2C1_SCL
E3	PTA5	DISABLED		PTA5	TPM0_CH1	SPI0_SS_b
E4	PTA6	DISABLED		PTA6	TPM0_CH0	SPI0_MISO
E1	PTA7/ IRQ_4	ADC0_SE7	ADC0_SE7	PTA7/ IRQ_4	SPI0_MISO	SPI0_MOSI
E2	PTB0/ IRQ_5	ADC0_SE6	ADC0_SE6	PTB0/ IRQ_5	EXTRG_IN	SPI0_SCK
D3	PTB1/ IRQ_6	ADC0_SE5/ CMP0_IN3	ADC0_SE5/ CMP0_IN3	PTB1/ IRQ_6	UARTO_TX	UARTO_RX
D2	PTB2/ IRQ_7	ADC0_SE4	ADC0_SE4	PTB2/ IRQ_7	UARTO_RX	UARTO_TX
D1	PTA8	ADC0_SE3	ADC0_SE3	PTA8	I2C1_SCL	
C1	PTA9	ADC0_SE2	ADC0_SE2	PTA9	I2C1_SDA	
B1	PTB3/ IRQ_10	DISABLED		PTB3/ IRQ_10	I2C0_SCL	UARTO_TX

20 WLC SP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
C2	PTB4/ IRQ_11	DISABLED		PTB4/ IRQ_11	I2C0_SDA	UARTO_RX
B2	PTB5/ IRQ_12	NMI_b	ADC0_SE1/ CMP0_IN1	PTB5/ IRQ_12	TPM1_CH1	NMI_b
A1	PTA12/ IRQ_13/ LPTMR0_ALT2	ADC0_SE0/ CMP0_IN0	ADC0_SE0/ CMP0_IN0	PTA12/ IRQ_13/ LPTMR0_ALT2	TPM1_CH0	TPM_CLKIN0
A2	PTB13	ADC0_SE13	ADC0_SE13	PTB13	TPM1_CH1	
A3	PTA0/ IRQ_0	SWD_CLK	ADC0_SE12/ CMP0_IN2	PTA0/ IRQ_0	TPM1_CH0	SWD_CLK
A4	PTA1/ IRQ_1/ LPTMR0_ALT1	RESET_b		PTA1/ IRQ_1/ LPTMR0_ALT1	TPM_CLKIN0	RESET_b
B3	PTA2	SWD_DIO		PTA2	CMP0_OUT	SWD_DIO

5.2 KL02 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see KL02 signal multiplexing and pin assignments.




Figure 16. KL02 20-pin WLCSP pinout diagram

6 Ordering parts

6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the Web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: PKL02 and MKL02

7 Part identification

7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow, 3000 pieces reels P = Prequalification K = Fully qualified, general market flow, 100 pieces reels
KL##	Kinetis family	• KL02
A	Key attribute	• Z = Cortex-M0+
FFF	Program flash memory size	• 32 = 32 KB
R	Silicon revision	 (Blank) = Main A = Revision after main
Т	Temperature range (°C)	• C = -40 to 85
PP	Package identifier	• AF = 20 WLCSP (1.99 mm x 1.94 mm)

Table 33. Part number fields descriptions

Field	Description	Values
СС	Maximum CPU frequency (MHz)	• 4 = 48 MHz
N	Packaging type	R = Tape and reel

Table 33. Part number fields descriptions (continued)

7.4 Example

This is an example part number:

MKL02Z32CAF4R

8 Small package marking

In order to save space, small package devices use special marking on the chip.

Q FS FF (TP)

Table 34. Small package marking

Field	Description	Values
Q	Qualification status	 M = M P = P
FS	Kinetis family and CPU frequency	• (0)2T = KL02, 48 MHz of CPU
FF	Program flash memory size	• 5 = 32 KB
TP	Temperature range (°C) and package	• C = -40 to 85, 20 WLCSP

For example:

M02T5C = MKL02Z32CAFR

9 Terminology and guidelines

9.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

9.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	V

9.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

9.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
	Digital I/O weak pullup/ pulldown current	10	130	μΑ

9.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

9.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

9.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.


9.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	-0.3	1.2	V

9.5 Result of exceeding a rating





9.6 Relationship between ratings and operating requirements

9.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

9.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


9.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

9.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



9.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	۵°
V _{DD}	3.3 V supply voltage	3.3	V

Table 35.	Typical	value	conditions
-----------	---------	-------	------------

10 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
2	05/2013	Public release.
2.1	07/2013	Removed the specification on OSCERCLK (4 MHz external crystal) because KL02 does not support it.
		Added KKL02Z32CAF4R information.
3	3/2014	 Updated the front page and restructured the chapters Added a note to the I_{LAT} in the ESD handling ratings Updated table title in the Voltage and current operating ratings Updated Voltage and current operating requirements Updated footnote to the V_{OH} in the Voltage and current operating behaviors Updated Power mode transition operating behaviors Updated Capacitance attributes Updated the Device clock specifications Added Inter-Integrated Circuit Interface (I2C) timing
3.1	04/2014	Corrected package dimensions.
4	08/2014	 Updated related source and added block diagram in the front page Updated Power consumption operating behaviors Updated t_{SU} and t_v in Table 27, t_{SU}, t_{dis}, t_v in Table 29 Updated the note in KL02 signal multiplexing and pin assignments
5	08/2017	 Updated the Max. of MSL for WLCSP packages to 1 in the Moisture handling ratings Added a note in the Thermal operating requirements Added I2C 1 Mbit/s timing table and a footnote to the f_{SCL} of the I2C timing table in the Inter-Integrated Circuit Interface (I2C) timing.

Table 36. Revision history



How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2012-2017 NXP B.V.

Document Number KL02P20M48SF0 Revision 5 08/2017



