

Freescale Semiconductor

ANE420

Monitor Program for the MC68HC05B6 **Microcomputer Unit**

Prepared by: Bill Mathews, Product Engineer, Motorola Semiconductors Ltd, East Kilbride, Scotland

INTRODUCTION

The MC68HC05B6 HCMOS microcomputer is a member of Motorola'sMC68HC05 family of low-cost single-chip microprocessors. This 8-bit microcomputer (MCU) contains an on-chip oscillator, CPU, RAM, ROM, EEPROM, A/D, PULSE LENGTH Modulated outputs, I/O, a serial Communications Interface, Timer system and Watchdog timer

A monitor program is available in the mask ROM of a 68HC05B6, (XC68HC05B6FN MONITOR), which when used with a monitor circuit module, a power supply, and a video terminal will allow the user to write and debug small portions of 68HC05B6 code. This application note contains a description of the facilities available via the monitor software, a diagram of the monitor circuit, and a listing of the monitor code.

HARDWARE

The monitor module requires a single(+5V) power supply, and all communications between the device and terminal take place via an RS-232 link. All 68HC05B6 I/O pins are available to the user to be configured as required.

Terminal setup is as follows: 9600 Baud, Half Duplex, and either 7 bit data and parity '0' or 8 bit data and no parity. A circuit diagram of the monitor is given in Figure 1.

MONITOR OPERATION

The following sequence of operations should be followed:

- 1. Remove power supply from module
- 2. Insert XC68HC05B6FN MONITOR device
- 3. Place S1 in 'RESET' position
- 4. Apply +5V dc power supply
- 5. Connect video terminal
- 6. Place S1 in 'RUN' position

The 68HC05B6 will then begin to execute the monitor program, and the following message should appear on the monitor.

"Hi! I'm the MC 68HC805 B6 from MOTOROLA

European Design Centre, Geneva."

A prompt "." will be displayed to indicate that the device is ready to receive commands from the terminal. If no message appears, then the setup of the terminal should be verified.

MONITOR COMMANDS

The following commands are available:

Command Description

R Display the content of the registers in format.

HINZC AA XX PPPP ZZ = DD where

HINZC Condition code register AA **Contents of Accumulator** XX **Contents of Index Register PPPP Program Counter**

ZZ.DD User specified byte (which addresses f00 to fFF) and contents. Set up using the 'V' command. Reset initialises ZZ to f08 (A/D

data register).

Note that this command assumes that the stack pointer is at address \$FA.

Display/Change the Accumulator

The contents of the Accumulator are displayed, then the monitor waits for input of two hex digits (new accumulator contents). Typing a carriage return will return the program to the command mode with the contents of the Accumulator unchanged.

Note that this command assumes that the Stack Pointer is at address \$FA.

Х Display/Change the Index Register

The contents of the Index Register are displayed, then the monitor waits for the input of two hex digits (new Accumulator contents). Typing a carriage return will return





Freescale Semiconductor, Inc.
the program to the command mode with the address \$100) with nn. This command may

the program to the command mode with the contents of the Index Register unchanged.

Note that this command assumes that the Stack Pointer is at address \$FA.

M nnnn Examine/Change Memory

The contents of any address in the range \$000 to \$1FF (Register, RAM and EEPROM1) are displayed, and the program will await further input, namely:

- . Redisplay the contents of the current address
- Display the contents of the previous address (nnnn-1)

<CR> Open the next address (nnnn+1)

- + Increase the contents of the open location by 1
- Decrease the contents of the open location by 1
- /D Replace the contents of the open location with the Ascii code for alphanumeric character D, and go to the next address.
- nn Replace the contents of the currently open address with two hex digits nn and go to the next address

Typing any other character will return the monitor to the command mode.

L nnnn List a block of memory starting at address

nnnn. The default address (if nnnn is not specified) is \$100. The data is displayed on screen as four blocks of eight by eight bytes, with the address printed at every sixteenth

byte.

V nn Change the address of the page zero byte displayed with the R command with the hex

byte specified by nn.

K nn Set Program and Erase times for operations

on EEPROM1 where nn is milliseconds entered in decimal. The default values are 10ms. Typing 'enter' will skip the command.

P nn Program the entire EEPROM1 array (except

address \$100) with nn. This command may take some time to execute as firstly the entire array is erased, then each byte is programmed in turn.

If non-hex data is entered, then the following commands are available:

Z Program the entire array (except address \$100) with Data = Address, i.e.

Address \$100 = not programmed

Address \$101 = \$01 Address \$102 = \$02

Address \$103 = \$03 ...etc.

- P Program a chequer-board pattern
- Q Program an inverse chequer-board pattern

Any other character will exit this command.

E nnnn Start execution at address nnnn

C Continue program execution according to the current program counter, accumulator, index register and condition code register stored on the stack.

BREAKPOINTS AND INTERRUPTS

The SWI instruction may be used as a breakpoint. To continue following a breakpoint first replace the SWI with another command (such as NOP) then type 'C' to continue.

The interrupt vectors point to the RAM as shown below, and are spaced three bytes apart allowing the use of a JMP or BRA instruction to a service routine located in either RAM or EEPROM1.

Vector	Address	
SCI	\$00DF	
Timer Overflow	\$00E2	
Timer O/P CMP	\$00E5	
Timer I/P CAP	\$00E8	
IRQ	\$00EB	
SWI	\$08A6	Pointing to monitor
		for breakpoint
RESET	\$0C22	Start of monitor code






Figure 1 - 68HC05B6 Monitor Circuit Diagram

FIRMWARE FOR THE MC68HC05B6

MONITOR LISTING ONLY

I/O and INTERNAL registers definition

I/O registers

ORTA	EQU	\$00	port A.
ORTB	EQU	\$01	port B.
ORTC	EQU	\$02	port C.
DRTD	EQU	\$03	port D.
DRA	EQU	\$04	port A DDR.
ORB	EQU	\$05	port B DDR.
ORC	EOU	\$06	port C DDR.

EEPROM register

CONT	EQU	\$ 07	EEPROM	control	register.
E1PGM	EQU	0			_
ELLAT	EQU	1			
ELERA	EQU	2			

A/D registers

MAIN	ΕŲU	300	A/D data register.	
STCT	EQU	\$09	A/D status and control register	•
30C0	EQU	7	Conversion complete flag.	

PLM registers

MA	EQU	\$0A	pulse	length	mod	reg	A.
MB	EQU	\$0B	pulse	length	mod	reg	В.

Miscellaneous register

ISC	EQU	\$0C	Miscellaneous register.
IDOG	EQU	0	Watchdog control bit.
3M	EQU	1	Slow Mode.

SCI registers

<i>I</i> UD	EQU	\$0D	SCI baud register.
CR1	EQU	\$0E	SCI control register 1.
CR2	EQU	\$0F	SCI control register 2.
BK	EQU	0	Send break bit.
SR	EQU	\$10	SCI status register.

```
Freescale Semiconductor Incul flag.
  DRF
       EQU
              5
                       SCI data register.
SCDAT
       EQU
              $11
       TIMER registers
TIMCTL EOU
              $12
                       Timer control register.
      EQU
              5
.TOIE
                       Timer overflow interrupt enable.
.OCIE
      EQU
              6
                       Timer output compares interrupt enable.
              7
                       Timer input captures interrupt enable.
.ICIE
      EQU
TIMST
      EQU
              $13
                       Timer status register.
.OCF2
      EQU
              3
                            Timer output compare 2 flag.
.ICF2
      EQU
              4
                            Timer input capture 2 flag.
      EQU
              5
.TOF
                            Timer overflow flag.
.OCF1 EQU
              6
                            Timer output compare 1 flag.
              7
.ICF1
      EQU
                            Timer input capture 1 flag.
TIMIC1 EQU
              $14
                       Timer input capture register 1 (16-bit).
TIMOC1 EQU
              $16
                       Timer output compare register 1 (16-bit).
TIMCTR EQU
              $18
                       Timer free running counter (16-bit).
TIMALT EQU
              $1A
                       Timer alternate counter register (16-bit).
TIMIC2 EQU
              $1C
                       Timer input capture register 2 (16-bit).
TIMOC2 EQU
              $1E
                       Timer output compare register 2 (16-bit).
      MEMORY MAP DEFINITION
TEST
          EQU
                 $20
                                    TEST register
ROMO
       EQU
              $0020
                       Start address of ROMO.
RAM
      EQU
              $0050
                       Start address of RAM.
EEPROM EQU
              $0100
                       Start address of EEPROM 256 bytes. NOT USE IN B4
.SEC
      EQU
              0
                       Security bit.
       EOU
              $0200
ROM1
                       Start address of ROM1.
ROM1ND EQU
              $02BF
                       End address of ROM1.
ROM2
       EQU
              $0800
                       Start address of ROM2. $0F00 IN B4
ROMBOT EQU
              $1F00
                       Start address of bootstrap ROM2.
      Miscellaneous definitions and equates
RAM1
      EQU
             RAM+1
                       Working memory.
RAMINT EQU
                       RAM location used for interrupt test.
             RAM+10
VECT
      EQU
              $1FE2
                       Start of bootstrap vectors.
      Synthetized instructions
EOR
      EQU
              $D8
                       Exclusive or, 2 bytes indexed.
STA
      EQU
              $C7
                       Store A, extended mode.
              PAGE
*************************
*
          MONITOR PROGRAM
```

1987/07/22

Rev

11

13

U

r)U

Programmer:

O. Pilloud MOT GVA

THE MONITOR HAS THE FOLLOWING COMMANDS:

- R DISPLAY OF REGISTERS HINZC AA XX PPPP VV = DD WHERE DD IS THE CONTENT OF ANY DIRECT PAGE ADDRESS VV
- DISPLAY AND CHANGE ACCA Α
- DISPLAY AND CHANGE INDEX X
- M.... MEMORY EXAMINE/CHANGE
 - INCREMENT DATA BY 1
 - DECREMENT DATA BY 1
 - RE-READ SAME ADDRESS
 - READ PREVIOUS ADDRESS
 - CR READ NEXT ADDRESS
 - DD CHANGE DATA
 - CHANGE DATA WITH ASCII VALUE OF D ANYTHING ELSE EXITS MEMORY COMMAND
- C CONTINUE EXECUTION
- E.... EXECUTE
- L.... LIST A 16 BY 16 BLOCK OF MEMORY IF NO ADDRESS SUPPLIED, EEPROM1 IS LISTED
- V.. CHANGE ADDRESS OF MEMORY DISPLAYED WITH R COMMAND
- K SET WRITE AND ERASE CONSTANTS IN ms
- PRESET EEPROM1 WITH SUPPLIED DATA, EXCEPT ADDR \$100 P.. IF NON HEX DATA, THE FOLLOWING CAN OCCUR:
 - PRESETS DATA = ADDRESS
 - P CHECKER BOARD PATTERN (STARTING WITH 55)
 - CHECKER BOARD PATTERN (STARTING WITH AA)

FOR THE 3 CASES ABOVE, NO ERASE IS PERFORMED PAGE MEMORY MAP DEFINITIONS



```
Note: TEST is a write only register and its access is
           authorized only when ElLAT is cleared. When ElLAT
           is set, address $20 (POEEP6) is accessed for writing.
*
           DEFINITION OF MONITOR VALUES
*
STACK
          EOU
                  SFA
                                       STACK FOR MONIT
          Miscellaneous definitions and equates
*
HI
          EQU
                  0
                                       hi byte offset
                                       lo byte offset
LO
           EQU
                  1
LONG
          EQU
                  SC4
                                       long timing factor (100 ms nominal)
                                       short timing factor (10 ms nominal)
SHORT
          EQU
                  $14
                                       red LED on PLMA
RED
          EQU
                  PLMA
                                       green LED on PLMB
GREEN
          EOU
                  PLMB
          EQU
                                       bulk bit of TEST register
E1BW
                  7
E6PGM
           EOU
                  4
                                       EECONT
          EQU
                  5
                                       EECONT
E6LAT
E6ERA
          EQU
                  6
                                       EECONT
          EQU
                  7
TDRE
                                       8 data bits flag in SCCR1
MBIT
           EQU
                  4
                                       A/D converter control bit
ADON
          EQU
                  5
 MONITOR DEFINITIONS
       EQU
MPRT
               1 *
EPRT
       EQU
FWD
       EQU
               SOD
       EQU
               1_
BACK
SAME
       EQU
PLUS
       EQU
               · _
MINUS
       EQU
               1/
ASCII
       EQU
SPACE
       EQU
               $20
       EQU
               $0D
CR
       EQU
               $0A
LF
BEEP
       EQU
               $07
EOT
       EQU
               $04
* MONITOR AND COMMON RAM DEFINITIONS
               ORG
                         RAM
COUNT
       RMB
               1
                         BINBCD
CHAR
       RMB
               1
                         CURRENT INPUT/OUTPUT CHARACTER
XTEMP
       RMB
               1
                         TEMP FOR GETC, PUTC
ATEMP
       RMB
                         TEMP FOR GETC, PUTC
               1
MEMADD RMB
                         MEMORY ADDRESS FOR REGS
               1
FLAG
       RMB
               1
                         ITEM COUNTER & TEMP FOR EEPROM R/W
GET
        RMB
               4
                         FOR PICK AND DROP SUBROUTINES
WRITEK RMB
               1
                         CONSTANT FOR EEPROM WRITE TIME
ERASEK RMB
               1
                         CONSTANT FOR EEPROM ERASE TIME
ASC
       RMB
               1
                         / FLAG
```

CC

MONITOR PROGRAM

```
ORG
                     ROMO
     FCC /Rev /
     FCB REV
     FCC /./
     FCB
         REL
     FCC /
ONE ROUTINE IN PAGE 0 - JUST FOR THE (C)HECK OF IT
PCC --- PRINT CONDITION CODE REGISTER
     LDA
            STACK+1
                     GET CCR
     ASLA
                     MOVE H BIT TO BIT 7
     ASLA
     ASLA
```

STA **GET** SAVE IT CLRX CC2 LDA #". ASL **GET**

PUT BIT IN CARRY BIT **BCC** BIT OFF MEANS PRINT '.' PCC3 LDA CCSTR, X PICKUP APPROPRIATE CHAR CC3 **JSR PUTC** PRINT '.' OR CHAR POINT TO NEXT IN STRING INCX

CPX #5 5 BITS ARE GOOD ENOUGH BLO PCC2 **RTS**

Fill page 0 ROM

FCC /0123456789AB/

PAGE

ORG ROM2


NOW, OTHER ROUTINES IN MAIN EEPROM

TABLES

BTBL FCB \$A,\$14,\$28,\$50



```
Freescale Semiconductor, Inc.
MSG
       FCC
              /Hi ! I'm the MC 68HC05 B6 /
       FCC
              /From MOTOROLA European /
       FCC
              /Design Center, Geneva/
       FCB
              EOT
CMA
       EQU
                        COMMON MESSAGE AREA
              '?, BEEP, CR, LF, EOT
NGM
       FCB
ERA
       FCC
              /Erase : /
       FCB
              EOT
WRI
       FCC
              /Write : /
       FCB
              EOT
MS
       FCC
              / ms /
       FCB
              EOT
*
* SETA --- EXAMINE / CHANGE ACCUMULATOR
SETA
       LDX
              #STACK+2 POINT TO A
       BRA
              SETANY
 SETX --- EXAMINE / CHANGE INDEX
SETX
       LDX
              #STACK+3 POINT TO X
 SETANY - PRINT £X| AND CHANGE IF REQUESTED
SETANY LDA
                        PICK UP THE DATA
               , X
       JSR
              PUTBYT
                        AND PRINT IT
       JSR
              PUTS
                        AND A SPACE
                        CHANGE ?
       JSR
              GETBYT
       BCS
              BLEEP
                        ERROR, NO CHANGE
                        ELSE REPLACE WITH NEW VALUE
       STA
               , X
       BRA
              MAIN
                        NOW RETURN
 REGS --- PRINT CPU REGISTERS
REGS
              PCC
                        PRINT CCR
       JSR
       JSR
              PUTS
                        SEPARATE FROM NEXT STUFF
       CLR
              GET+1+HI POINT TO PAGE ZERO
       LDA
               #STACK+2
              GET+1+LO POINT TO A ON STACK
       STA
                        NOW PRINT A
       JSR
              OUT2HS
                        AND X ,
       JSR
              OUT2HS
       JSR
              OUT4HS
                        THE PC.
                        THE CURRENT ADDRESS
       JSR
              DISADD
               # " =
       LDA
                        PRINT '='
       JSR
              PUTC
                        SPACE
       JSR
               PUTS
       CLR
              GET+1+HI CLR ADDRESS CARRY
       JSR
               PRDAT
                        FINALLY THE DATA AND A SPACE
       FALL INTO MAIN LOOP
* MAIN --- PROMPT , GET AND DECODE COMMAND
```



COULDN'T BE SIMPLER

RTI

NT

CONT --- CONTINUE USER PROGRAM



Freescale Semiconductor Inc. * MEMOIS - MEMORY ADDRESS CHANGE (FOR REGISTER DISPLAY) *				
	TCD	DISADD	PRINT PRESENT ADDRESS	
MEMDIS	JOR	CEUBAL	GET NEW VALUE	
	BCS	BIFFD	RETURN FOR NON VALID INPUT	
	Sur y	MEMADD	RETURN FOR NOW VALID INPOT	
	BRA		RETURN	
*	DIA	MATIN	RETURN	
	RV - MEI	MORV EXAMI	INE / CHANGE	
* 1111101	KI MDI	TORT DAME.	IND / CHANGE	
MEMORY	JSR	MEM8	GET ADDRESS	
			NOT HEX CHAR	
MEM2	JSR	CRLF	BEGIN NEW LINE	
			PRINT CURRENT ADDRESS	
	JSR	PRDAT	AND ASSOCIATED DATA	
	JSR	GETBYT	TRY TO GET A BYTE	
	BCS	MEM3	MIGHT BE A SPECIAL CHAR	
MEMA	JSR	DROP	OTHERWISE, PUT IT AND CONTINUE	
MEM4	JSR	BUMP	GOTO NEXT ADDRESS	
		MEM2	AND REPEAT	
*				
MEM3	CMP	#SAME	RE-EXAMINE SAME ?	
	BEQ	MEM2	YES, RETURN WITHOUT BUMPING	
		#FWD	GO TO NEXT ?	
		MEM4	YES, BUMP THEN LOOP	
	CMP	#BACK	GO BACK ONE BYTE ?	
	BEQ	MEM5	YES, GO DECREMENT ADDRESS	
	CMP	#ASCII	NEXT VALUE ASCII ?	
	BEQ	MEM9	GO READ VALUE	
	CMP	#PLUS	INCREMENT DATA ?	
			YES, GO READ DATA	
	CMP	#MINUS	DECREMENT DATA ?	
	BNE	BLEEP	NO, EXIT MEMORY COMMAND	
*				
	JSR	PICK	GET THE DATA BYTE	
	DECA			
	BRA	MEM7	AND GO PUT IT BACK	
MEM6	JSR	PICK	GET THE DATA BYTE	
	INCA			
MEM7	JSR	DROP		
	BRA	MEM2	READY	
*				
MEM5	DEC		DECREMENT LOW BYTE	
			CHECK FOR UNDERFLOW	
	CMP	•• •		
	BNE	MEM2	NO UNDERFLOW	
		GET+1+HI		
			SAME FOR HIGH BYTE	
	CMP	•	A**	
	BNE		OK	
		•	HIGHEST ADDRESS IS \$1FFF	
		GET+1+HI		
	BRA	MEM2		
*			2212 4 2002	
MEM9	JSR	GETC	READ 1 BYTE	

```
BRA
             MEMA
                      Freescale Semiconductor, Inc.
     JSR
             GETBYT
                      BUILD ADDRESS
     BCS
             MEND
                      NOT HEX CHAR
     STA
             GET+1+HI
     JSR
             GETBYT
     BCS
             MEND
     STA
             GET+1+LO ADDRESS IS NOW COMPLETE
END
     RTS
                      AND IN GET+1 HI & LO
BULKW -- BULK WRITE EEPROM1 - DATA IS IN A - A IS UNCHANGED
          BULK OPERATION BEING DESABLED IN USER MODE, THE
          BULK OPERATIONS ARE PERFORMED BY SUCCESSIVE
          BYTE OPERATIONS.
ILKW
             #01
     LDX
     STX
             GET+1+LO
     STX
             GET+1+HI SET UP ADDRESS
                                        $101
TBTR BSR
             BYTEW
                      BYTE WRITE
     JSR
             BUMP
     BRCLR
             1,GET+1+HI,NXTBTR LOOP
     RTS
BULKE -- BULK ERASE OF EEPROM1 - A IS UNCHANGED
          SEE ABOVE ABOUT BULK OPS
LKE
     CLR
             GET+1+LO
     LDX
             #01
                      SET UP ADDRESS
     STX
             GET+1+HI
TBTE BSR
             BYTER
                      BYTE ERASE
     JSR
             BUMP
     BRCLR
             1,GET+1+HI,NXTBTE LOOP
     RTS
PRESET - EEPROM SET OR ERASE
ESET JSR
             GETBYT
                      GET DATA BYTE
     BCS
             BLEEPZ
                      MAY BE SPECIAL COMMAND
     BSR
             BULKE
                      ERASE E2PROM
     BSR
             BULKW
                      WRITE E2PROM
     JMP
.INT
             MAIN
                      RETURN
             # ' Z
EEPZ CMP
                       DATA = ADDRESS ?
             DADD
     BEQ
      CMP
             # * P
                       CHCKBOARD 5'S ?
             PS5
      BEQ
             # 'Q
                       CHCKBOARD A'S ?
      CMP
      BEO
             PSA
                       ELSE FALL INTO BLEEP
EEPK LDA
             SCDAT
                       CLEAR RX STATUS
EEPR JMP
             BLEEP
```

DADD --- PRESET EEPROM WITH DATA = ADDRESS




```
Freescale Semiconductor, Inc.
            (ADDRESS $100 UNCHANGED)
DADD
                        BOTTOM OF EEPROM
       LDA
               #$01
       STA
              GET+1+HI
               GET+1+LO ADDRESS LSB
DADLP
       STA
                        WRITE DATA IN A
       BSR
               BYTEW
       INCA
                        NEXT ADDRESS, NEXT DATA
       BNE
                        NO OVERFLOW YET
               DADLP
DADND
       BRA
              MAINT
                        JOB DONE
*
  CHECKBOARD PATTERNS
*
               #$55
       LDA
                        START VALUE
PS<sub>5</sub>
       BRA
               PSC
PSA
       LDA
               #$AA
PSC
       LDX
               #01
               GET+1+LO
       STX
       STX
               GET+1+HI
       STA
               ATEMP
AX25
       LDA
               #$0F
       AND
               GET+1+LO
       BNE
               TNC
       COM
               ATEMP
TNC
       LDA
               ATEMP
       JSR
               BYTEW
       JSR
               BUMP
       BRCLR
               1,GET+1+HI,AX25
       BRA
               DADND
 BYTEW -- BYTE WRITE TO EEPROM1 - DATA IS IN A
           ADDRESS IN GET+1&2 - A IS UNCHANGED
BYTEW
       STA
               FLAG
                         SAVE A
               .E1LAT, EECONT PROG LATCH ENABLE
       BSET
               DROP1
       JSR
                         PUT ADDRESS + DATA
       BSET
               .E1PGM, EECONT
       LDA
               WRITEK
                         GET WRITE TIMING CONSTANT
       JSR
               ADJDEL
       BCLR
               .E1LAT, EECONT END OP
       LDA
               FLAG
                        RESTORE A
       RTS
  BYTER -- BYTE ERASE - A IS UNCHANGED AND ADDRESS
            IS IN GET+1 HI & LO
*
BYTER
       STA
               FLAG
                         SAVE DATA
       BSET
               .E1LAT, EECONT PROG LATCH ENABLE
       BSET
               .E1ERA, EECONT
```

DROP1

PUT ADDRESS

JSR



TAX



Freesca		n <u>ico</u> nduc	tor. Inc.
	JSR	PUTS	SEPARATE WITH 2 SPACES
	JSR	PUTS	
LPASC	BSR	PUTASC	PUT CHAR
	JSR	BUMP	
	DEX		
	TXA		
	AND	#\$0F	
	BEQ	LINER	
	BRA	LPASC 1	FINISH THIS LINE
LINER	RTS		
*			
PUTASC	JSR	PICK	
	AND	#\$7F	
	CMP	#\$20	
	BHS		'.' BELOW \$20
		#1.	. BELOW \$20
DICD	LDA	**	
DISP	CMP	#\$7F	
	BNE	DISP1	TRACT TOD DET (4)
	LDA		SPACE FOR DEL (\$7F)
DISP1	JSR	PUTC	
	RTS		
*			
*			
	LAY AND	CHANGE W	RITE AND ERASE CONSTANTS
*			
CONSTS		FLAG	O=ERA; 1=WRI
	LDX	#ERA-CM	A
	BRA	CM1	
CML	LDX	#WRI-CM	Λ
01/2		**	3
CM1	JSR	CRLF	•
CMI	JSR JSR	CRLF PUTMSG	PUT EITHER WRI OR ERA
CMI	JSR JSR LDA	CRLF PUTMSG ERASEK	
CMI	JSR JSR	CRLF PUTMSG ERASEK	PUT EITHER WRI OR ERA
CMI	JSR JSR LDA	CRLF PUTMSG ERASEK	PUT EITHER WRI OR ERA
CM1	JSR JSR LDA BRCLR	CRLF PUTMSG ERASEK 7,FLAG,	PUT EITHER WRI OR ERA
	JSR JSR LDA BRCLR LDA	CRLF PUTMSG ERASEK 7,FLAG,G WRITEK	PUT EITHER WRI OR ERA
	JSR JSR LDA BRCLR LDA BSR JSR	CRLF PUTMSG ERASEK 7,FLAG,0 WRITEK BINBCD PUTBYT	PUT EITHER WRI OR ERA
	JSR JSR LDA BRCLR LDA BSR JSR JSR	CRLF PUTMSG ERASEK 7,FLAG,G WRITEK BINBCD PUTBYT PUTS	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE
	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE
	JSR JSR LDA BRCLR LDA BSR JSR JSR	CRLF PUTMSG ERASEK 7,FLAG,G WRITEK BINBCD PUTBYT PUTS	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR	CRLF PUTMSG ERASEK 7,FLAG,O WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms
CM2	JSR JSR LDA BRCLR LDA BSR JSR LDX JSR JSR	CRLF PUTMSG ERASEK 7,FLAG,O WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR LDX JSR BCS	CRLF PUTMSG ERASEK 7,FLAG,O WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR JSR LDX JSR LDX JSR CMP	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR LDX JSR CMP BHI	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT!
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR JSR LDX JSR LDX JSR CMP	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR CMP BHI STA	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR LDX JSR SCMP BHI STA	CRLF PUTMSG ERASEK 7,FLAG,O WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD GET LS NYBBLE
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR JSR LDX JSR LDX JSR SCMP BHI STA JSR	CRLF PUTMSG ERASEK 7,FLAG,O WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB NWER	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR JSR LDX JSR LDX JSR LDX JSR LDX JSR CMP BHI STA JSR BCS CMP	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB NWER #\$9	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD GET LS NYBBLE IF ERROR
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR JSR LDX JSR LDX JSR LDX JSR CMP BHI STA JSR BCS CMP BHI STA	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB NWER #\$9 NWER #\$9 NWER #\$9	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD GET LS NYBBLE IF ERROR BCD INPUT!
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR JSR LDX JSR LDX JSR BCS CMP BHI STA JSR BCS CMP BHI STA	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB NWER #\$9	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD GET LS NYBBLE IF ERROR BCD INPUT! SAVE IN BINARY
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR LDX JSR LDX JSR CMP BHI STA JSR BCS CMP BHI STA TSTA	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB NWER #\$9 NWER BCDBIN	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD GET LS NYBBLE IF ERROR BCD INPUT! SAVE IN BINARY CMP #\$00
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR LDX JSR SCMP BHI STA JSR BCS CMP BHI STA BEQ	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB NWER #\$9 NWER BCDBIN NWER	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD GET LS NYBBLE IF ERROR BCD INPUT! SAVE IN BINARY CMP #\$00 MIN IS 1 ms
CM2	JSR JSR LDA BRCLR LDA BSR JSR JSR LDX JSR LDX JSR SCMP BHI STA JSR BCS CMP BHI STA BEQ	CRLF PUTMSG ERASEK 7,FLAG, WRITEK BINBCD PUTBYT PUTS #MS-CMA PUTMSG GETNYB NWER #\$9 NWER GET GETNYB NWER #\$9 NWER BCDBIN NWER	PUT EITHER WRI OR ERA CM2 PRINT BCD VALUE PRINT ms GET MS NYBBLE IF ERROR BCD INPUT! SAVE MSD GET LS NYBBLE IF ERROR BCD INPUT! SAVE IN BINARY CMP #\$00



BRA CML CM₃ STA WRITEK CM4 JMP MAIN

DEC

WER CMP #CR CR ?

BNE CMD

BRCLR 7, FLAG, CMX

FLAG

BRA CM4 MD **JMP** BLEEP

UTILITIES

CDBIN	CLRX LSR BCC ADD	GET BCBIL1 BBTBL, X	POINT TO CONV TABLE
CBIL1	INX CPX BNE RTS	#\$4 BCBIL A HAS BC	D NR
	KID	A IIAO DC	D ND
INBCD	CLR	COUNT	FUTURE BCD
	STA	CHAR	SAVE ENTRY PARAMETER
BCLOP	LDA	CHAR	
	BEQ	DONEB	
	DEC	CHAR	
	INC	COUNT	
	LDA	COUNT	OVF 9 => A
	AND	#\$0F	
	CMP	#\$0A	
	BNE	BBC1	IF NOT
	LDA	COUNT	
	ADD	#\$06	ADJUST
	STA	COUNT	
BC1	BRA	BBCLOP	
ONEB	LDA	COUNT	GET BCD VALUE

PICK --- GET BYTE FROM ANYWHERE IN MEMORY THIS IS A HORRIBLE ROUTINE (NOT MERELY SELF MODIYING, BUT ALSO SELF CREATING)

> GET+1 HI & LO POINT TO ADDRESS TO BE READ. BYTE IS RETURNED IN A X IS UNCHANGED AT EXIT

RTS



```
STX Freeseale Semiconductor, Inc.
PICK
              #$D6
                       SD6 = LDA 2-BYTE INDEXED
       LDX
       BRA
              COMMON
  DROP --- PUT BYTE TO ANY MEMORY LOCATION
           HAS THE SAME UNDESIRABLE PROPERTIES
           AS PICK
           A HAS BYTE TO STORE AND GET+1 HI & LO POINTS
           TO LOCATION TO STORE, A AND X ARE
           UNCHANGED AT EXIT
           THE FLOW IS DIFFERENT WHETHER FOR RAM OR EEPROM
              TSTEE
DROP
       BSR
                       WITHIN EEPROM ?
       BCC
              DROP1
                       NOT EEPROM
              BYTER
       JSR
                       ERASE BYTE
       JSR
              BYTEW
                       WRITE BYTE
       RTS
DROP1
       STX
              XTEMP
                       SAVE X
       LDX
              #$D7
                       $D7 = STA 2-BYTE INDEXED
COMMON STX
              GET
                       PUT OPCODE IN PLACE
       LDX
              #$81
                       $81 = RTS
       STX
              GET+3
                       NOW THE RETURN
       CLRX
                       WE WANT ZERO OFFSET
                       EXECUTE THIS MESS
       JSR
              GET
       LDX
              XTEMP
                       RESTORE X
       RTS
                       AND EXIT
 TSTEE -- TEST THE ADDRESS IN GET+1 HI & LO AND RETURN
           WITH CARRY SET IF IT IS A VALID EEPROM1
           ADDRESS, AND CLEARED OTHERWISE.
TSTEE
       LDX
              GET+1+HI
       CPX
              #01
                        TEST HI BYTE
       BNE
              NOEE
                       NOT EEPROM1
       SEC
       RTS
NOEE
       CLC
       RTS
  BUMP --- ADD ONE TO CURRENT MEMORY POINTER
           A AND X UNCHANGED
*
              GET+1+LO INCREMENT LOW BYTE
BUMP
       INC
       BNE
                       NON-ZERO MEANS NO CARRY
              BUMP2
       INC
              GET+1+HI INCREMENT HIGH NYBBLE
BUMP2
       RTS
 OUT4HS - PRINT BYTE POINTED TO AS AN ADDRESS AND
           BUMP POINTER - X IS UNCHANGED AT EXIT
```

```
BSR
                      Free scale Semiconductor, Inc.
             PICK
      BSR
             PUTBYT
                       AND PRINT IT
      BSR
             BUMP
                       GO TO NEXT ADDRESS
      FALL INTO OUT2HS
 OUT2HS - PRINT BYTE POINTED TO, THEN A SPACE,
          BUMP POINTER. X IS UNCHANGED AT EXIT
UT2HS BSR
             PICK
                       GET THE BYTE
      BSR
             PUTBYT
      BSR
             BUMP
                       GO TO NEXT
             PUTS
                       FINISH UP WITH A SPACE
      BSR
      RTS
 DISADD - PRINT ONE BYTE ADDRESS IN MEMADD
ISADD LDA
             MEMADD
                       GET ADDRESS
      STA
             GET+1+LO SET UP TO PRINT
      BSR
             PRADD1
                       PRINT ADDRESS (PAGE 0)
      RTS
 PRADD -- PRINT CURRENT ADDRESS FROM GET+1 HI & LO
RADD
      LDA
             GET+1+HI PRINT CURRENT LOCATION
      AND
             #$1F
                       max $1FFF
      STA
             GET+1+HI CONVENIENTLY RESTORE 1X
      BSR
             PUTBYT
RADD1 LDA
             GET+1+LO
      BSR
             PUTBYT
      BSR
             PUTS
                       THEN A SPACE
      RTS
 PRDAT -- PRINT DATA POINTED TO BY GET+1 HI & LO
RDAT
      BSR
             PICK
                       GET THAT BYTE
      BSR
             PUTBYT
                       PRINT IT
      BSR
             PUTS
                       ANOTHER SPACE
      RTS
 PUTBYT - PRINT £A| IN HEX - A AND X UNCHANGED
UTBYT STA
             GET
                       SAVE A
      LSRA
      LSRA
      LSRA
      LSRA
                       SHIFT HIGH NYBBLE DOWN
      BSR
             PUTNYB
                       PRINT IT
ISN
      LDA
             GET
      BSR
             PUTNYB
                       PRINT LOW NYBBLE
      RTS
 PUTNYB - PRINT LOWER NYBBLE OF A IN HEX
          A AND X UNCHANGED
          HIGH NYBBLE OF A IGNORED
```



```
Freescale Semiconductor
PUTNYB STA
              #$0F
                       MASK OFF HIGH NYBBLE
       AND
       ADD
              #'0
                       ADD ASCII ZERO
       CMP
              #19
                       CHECK FOR A-F
       BLS
              PUTNY2
              #'A-'9-1 ADJUSTMENT FOR HEX A-F
       ADD
PUTNY2 JSR
              PUTC
       LDA
              GET+3
                       RESTORE A
       RTS
 CRLF --- PRINT CARRIAGE RETURN - LINE FEED
           A AND X UNCHANGED
CRLF
       STA
              GET
                       SAVE A
       LDA
              #CR
       JSR
              PUTC
       LDA
              #LF
       JSR
              PUTC
       LDA
              GET
                       RESTORE A
       RTS
 PUTS --- PRINT A SPACE - A AND X UNCHANGED
PUTS
       STA
              GET
                       SAVE A
       LDA
              #SPACE
       JSR
              PUTC
       LDA
              GET
                       RESTORE A
       RTS
 GETBYT - GET A HEX BYTE FROM TERMINAL
           A GETS THE BYTE TYPED IF IT WAS A VALID HEX
           NUMBER, OTHERWISE A GETS THE LAST CHAR TYPED.
           THE C-BIT IS SET ON NON HEX CHARS, CLEARED
           OTHERWISE.
                       X IS UNCHANGED IN ANY CASE.
                       BUILD BYTE FROM 2 NYBBLES
GETBYT BSR
              GETNYB
       BCS
              NOBYT
                       NON HEX CHAR
       ASLA
       ASLA
       ASLA
                        SHIFT NYBBLE TO HIGH NYBBLE
       ASLA
                        SAVE IT
       STA
              GET
                        GET LOW NYBBLE NOW
       BSR
              GETNYB
       BCS
              NOBYT
                        NON HEX CHAR
       ADD
              GET
                        C-BIT CLEARED
NOBYT
       RTS
  GETNYB - GET HEX NYBBLE FROM TERMINAL
           A GETS THE NYBBLE TYPED IF IT WAS IN THE RANGE 0-F,
           OTHERWISE A GETS THE CHARACTER TYPED. THE C-BIT IS
           SET ON NON HEX CHARACTERS, CLEARED OTHERWISE.
           X IS UNCHANGED
```

```
B BSR
              GETC
                            THE ICHARACTER SELECTION INC.
       STA
              GET+3
              #'0
       SUB
                        SUBTRACT ASCII ZERO
                        WAS LESS THAN '0'
              NOTHEX
      BMI
       CMP
              #9
      BLS
              GOTIT
      SUB
              #'A-'9-1 FUNNY ADJUSTMENT
      CMP
              #SF
                        TOO BIG ?
      BHI
              NOTHEX
                        WAS GREATER THAN 'F'
       CMP
              #9
                        CHECK BETWEEN ASCII 9 AND A
      BLS
              NOTHEX
                        C=0 MEANS GOOD HEX CHAR
TITOE
      CLC
      RTS
IOTHEX LDA
              GET+3
                        GET SAVED CHAR
      SEC
                        RETURN WITH 'ERROR'
      RTS
 ADJDEL - DELAY FOR EEPROM ROUTINES = TO £A | ms
\DJ10
      LDA
              #10
ADJDEL LDX
              #83
                        CONSTANT
\L1
      BRCLR
              4, ADSTCT, *+3 DUMMY
              4, ADSTCT, *+3 DUMMY
      BRCLR
       BRCLR
              4, ADSTCT, *+3 DUMMY
       BRN
                         DITTO
      DECX
       BNE
              AL1
       DECA
       BNE
              ADJDEL
                        LOOP
                              Α
                                 TIMES
      RTS
PUTMSG - PRINT THE MESSAGE POINTED TO BY X
PUTMSG LDA
              CMA, X
                        GET NEXT CHARACTER
       CMP
              #EOT
       BEO
              NDMSG
       BSR
              PUTC
                        SEND CHAR
       INX
       BRA
              PUTMSG
1DMSG
       RTS
                           I / 0
           SERIAL
                                     ROUTINES
  Initialise the SCI
          BCLR
                 MBIT, SCCR1
                                      8 data bits
3CINIT
                                      baud rate 9600
          LDA
                  #%11000000
          STA
                  BAUD
          LDA
                  #%00001100
                                      TE / RE
          STA
                  SCCR2
                                      end of init
          STA
                  SCSR
                                      clear TDRE & TC bits
```



```
*
*
  GETC:
          Routine GETC services the SCI, it does that by polling
          the RDRF (received data ready flag). It returns with
          the byte of data in ACCA.
GETC
          BRCLR
                 .RDRF,SCSR,*
                                     Possibly wait for char
          LDA
                 SCDAT
                                    get data & clear RDRF
GDATA
                                    NEXT CHAR ASCII ?
          CMP
                 #"/
          BNE
                 CHARS
          DEC
                 ASC
                                    FLAG IT
          RTS
CHARS
          BRSET
                 7, ASC, SCHAR
          CMP
                 #$40
          BLS
                 NOCHAR
          AND
                                    UPPER CASE
                 #%1011111
SCHAR
          CLR
                 ASC
NOCHAR
          RTS
          Routine PUTC services the SCI. It polls the TDRE
 PUTC:
          (Tramsmit Data Register Empty), and puts the char
          when true.
                 TDRE, SCSR, *
                                    WAIT
PUTC
          BRCLR
          STA
                 SCDAT
          RTS
*
         MONIT - ENTRY POINT FROM RESET
              #10
                       10 ms BY DEFAULT
MONIT
       LDA
                       SET ERASE DEFAULT TIME
       STA
              ERASEK
       STA
                       SET WRITE DEFAULT TIME
              WRITEK
       JSR
              SCINIT
                       INIT SCI
       LDA
              #ADDATA
       STA
              MEMADD
                       DISPLAY ADR BY DEFAULT
       JSR
              CRLF
                       START A BRAND NEW LINE
       CLRX
                       POINT TO START OF MESSAGE
BABBLE LDA
              MSG,X
                       GET NEXT CHARACTER
              4, PORTD, BAB1 ROM MESSAGE
       BRCLR
       LDA
              EEPROM+1,X GET NEXT CHAR (EEPROM1 MESSAGE)
              #EOT
BAB1
       CMP
              BABND
                       IF END OF MESSAGE
       BEO
              PUTC
                       PRINT IT
       BSR
       INCX
                       POINT TO NEXT CHAR
       BNE
              BABBLE
                       MORE!
       JSR
              CRLF
                       SEPARATE MESSAGE FROM COMMANDS
BABND
       SWI
                       GO TO MONITOR ROUTINES
                       LOOP AROUND
       BRA
              MONIT
```

```
ROM1 BURN IN TEST ROUTINE.
 SET UP REQUIRED NB OF ITERATION IN $70:$71
 AND DATA TO BE PROGRAMMED IN $72.
* NOTE: MAXIMUM NB OF ITERATION IS $7FFF.
           $70
ABCNT EQU
ABDAT EQU
           $72
IBCD
      JSR
              CRLF
\BL
       LDA
              ABDAT
      JSR
              BULKE
      JSR
              BULKW
       LDA
              ABCNT+LO
       DECA
       STA
              ABCNT+LO
       CMP
              #$FF
       BNE
              NOBURO
       DEC
              ABCNT+HI
       BMI
              NDAB
IOBURO LDA
              ABCNT+HI
       JSR
              PUTBYT
       LDA
              ABCNT+LO
       JSR
              PUTBYT
              CRLF
       JSR
       BRA
              ABL
IDAB
       SWI
         VECTORS
          The unused vectors point to RAM, so as to be available
          for test purposes (RAM Bootloader, SCI loader). Their
          positionning allows 10 bytes for the stack, that is 2
          interrupt levels, or 1 interrupt and 2 subroutine levels.
          FDB
                 STACK-9-18
                                     SCI
          FDB
                 STACK-9-15
                                     TIM OVF
          FDB
                 STACK-9-12
                                     TIM OUT COMP
          FDB
                 STACK-9-9
                                     TIM IN CAP
          FDB
                 STACK-9-6
                                     IRQ
          FDB
                 MAIN
                                     SWI
          FDB
                 MONIT
                                     RESET
```

E N D





This page intentionally left blank.



How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

