

Freescale Semiconductor Application Note

Document Number: AN4416

Kinetis Build Tools Options for Optimal Performance on the Cortex-M4 Core

1 Introduction

This document describes two sets of options and pragmas that can be used with the CodeWarrior tools for optimal performance on the Cortex-M4 Core. One set optimizes the execution speed; another set optimizes the size. You can use the build tools options and pragmas described in this document for optimal performance, but the build tools settings must be set according to the application being developed.

For more information on the Kinetis Compiler, refer to CodeWarrior Development Studio for Microcontrollers V10.x Kinetis Build Tools Reference Manual by Freescale.

2 Optimization for Speed

Following are the options for speed optimization:

- Compiler Options
- Linker Options

Contents

1	Introduction	1
2	Optimization for Speed	1
3	Optimization for Size	2





Optimization for Size

2.1 Compiler Options

In order to reduce the overall cycle count of the code, pass the following options to the compiler:

-proc cortex-m4 -little -thumb -interworking -wchar_t on -enum min -char unsigned -Cpp_exceptions off -bool on -g -sym full -fp soft -lavender model=c9x -opt level=4,speed,alias_by_type -ipa program -inline on,auto,smart -noconstpool

2.2 Linker Options

In order to reduce the overall cycle count of the code, pass the following options to the linker:

```
-proc cortex-m4 -little -thumb -interworking -lstdc++_thumb_LE_v7M - lc99_thumb_LE_v7M -lrt_thumb_LE_v7M -lm_thumb_LE_v7M - lFP_flush0_thumb_LE_v7M.a -application -w on -g -sym full -stdlib -map -main __thumb_startup
```

3 Optimization for Size

Specific options direct the compiler and linker to optimize the generated code for smaller size. The following sections provide details on these strategies.

- Compiler Options
- Linker Options

3.1 Compiler Options

-proc cortex-m4 -little -thumb -interworking -wchar_t on -enum min -char unsigned -Cpp_exceptions off -bool on -g -sym full -fp soft -lavender model=c9x -opt level=4,space -ipa program -inline off -noconstpool

3.2 Linker Options

```
-proc cortex-m4 -little -thumb -interworking -lstdc++_thumb_LE_v7M - lc99_thumb_LE_v7M -lrt_thumb_LE_v7M -lm_thumb_LE_v7M - lFP_flush0_thumb_LE_v7M.a -application -w on -g -sym full -stdlib -map -main __thumb_startup
```

Kinetis Build Tools Options for Optimal Performance on the Cortex-M4 Core Application Note

2 Freescale Semiconductor



How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, ColdFire+, Kinetis, Processor Expert, and Qorivva are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. ARM is the registered trademark of ARM Limited.

© 2011-2013 Freescale Semiconductor, Inc. All rights reserved.

