





1	2	3	4	5	6	7	8	
A	<div></div> <div><h1><i>freescale<sup>TM</sup></i></h1><h2><i>semiconductor</i></h2></div> <div></div> <div><h1>High Performance Computing Platform II</h1></div>							A
B								B
C								C
D								D
SCH-20935								
<div></div>	<div><b>Freescale Semiconductor</b> 7700 W. Parmer Ln Austin, Texas 78729</div>	<div><b>Project:</b> Taiga <b>Revision:</b> 2.0</div>	<div><b>Engineer:</b> Michael Everman</div>	<div><b>Date Changed:</b> 11/11/2005 <b>Time Changed:</b> 11:15:18 am</div>	<div><b>Title:</b> Cover Story</div>		<div><b>Page:</b> 01</div>	
1	2	3	4	5	6	7	8	


1		2		3		4		5		6		7		8	
Schematic Notes															
1.		Unless otherwise specified: All resistors are SMD0402, in ohms, 0.08W, +/-5% All capacitors are SMD0402, in microfarads (uF), +/-20%. All inductances are in microhenries (uH). All ferrites are Z=50 ohms at 100 MHz. All fuses are self-resetting polyswitch (PTC) devices. Board impedance is 60 +/- 6 ohms. Pronunciation guide: ti' ge													
2.		Integrated circuits have default connections to power and ground unless explicitly shown otherwise. Global power connections are: <div>VCC_3.3    VCC_2.5    GND    VCC_3.3_REG VCC_5    VCC_1.2    VCORE</div>													
3.		Part numbers used are for reference only; compatible parts may be used; refer to the bill of materials.													
4.		Freescale and the Freescale logo are registered trademarks of Freescale Semiconductor. PowerPC is a trademark of IBM. Other trademarks are the respective property of their respective copyright holders. Take off--it's a beauty way to go! All rights reserved. No warranty is made, expressed or implied.													
5.		The sheet-to-sheet cross reference format is: Sheet VertZoneLetter HorizZoneNumber													
6.		Components with the label "No_ Stuff" are not to be installed by default; they are for test or manufacturing purposes only. <div>No_ Stuff    C123 33pF</div>													
7.		All buses follow big-endian bit numbering order (bit 0 is the most-significant bit), except where industry standards apply (i.e. PCI). Little-endian numbering is noted at the source component.													
This schematic is provided for reference purposes only. All information is subject to change without notice. No warranty, expressed or applied, is made as to the accuracy of the information contained herein. Contact Freescale Sale/FAEs to obtain the latest information on this product.				<div><h1>PowerPC II</h1></div>											
SCH-20935															
REV		DATE		DESCRIPTION / MAJOR CHANGES											
V0		Nov2004		Initial version											
V1		Jan2005		Prototype											
V2		May2005		Added VCC_3.3_REG rail Deleted external clk generator Corrected local bus addressing Modified local bus placement											
		Freescale Semiconductor 7700 W. Parmer Ln Austin, Texas 78729		Project: Taiga Revision: 2.0		Engineer: Michael Everman		Date Changed: 11/11/2005 Time Changed: 11:15:35 am		Title: Information, please				Page: 02	
1		2		3		4		5		6		7		8	




















1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
<div></div>	Freescale Semiconductor 7700 W. Parmer Ln Austin, Texas 78729	Project: Taiga Revision: 2.0	Engineer: Michael Everman	Date Changed: 11/11/2005 Time Changed: 11:22:20 am	Title: reserved		Page: 10
1	2	3	4	5	6	7	8





MPC7448		MPC7447A	
BVSEL[0:1]	I/O Voltage	BVSEL[0:1]	I/O Voltage
00	1.8V	01	1.8V
10	1.5V*	00,10	reserved
01,11	2.5V*	11	2.5V*

\* not supported by TSI108

U41  
MPC7448  
mpc7448.cpu.1of2.cbga360  
cbga\_360



Freescale Semiconductor  
7700 W. Parmer Ln  
Austin, Texas 78729


Project: Taiga  
Revision: 2.0

Engineer: Michael Everman

Date Changed: 11/11/2005  
Time Changed: 11:16:56 am

Title: Processor #0


Page: 12



**Place caps as close as possible to CPU power pins; see AN2747 for escape pattern and capacitor placement recommendations**

**Distribute these caps at various points along VCORE plane between power supply and CPU**

**LIGHTPATH DIAGNOSTICS: ON IF POWER ERROR**



POWER SUPPLY LAYOUT RULES

1. All components in the power path (large/red bus) should be on the same layer, with area filled connections.
2. No vias or thermal reliefs allowed on power path components.
3. Ground plane connections should be made with two vias close to the component.



LIGHTPATH DIAGNOSTICS:  
ON IF POWER ERROR



Freescal Semiconductor  
7700 W. Parmer Ln  
Austin, Texas 78729

Project: Taiga  
Revision: 2.0

Engineer: Michael Everman

Date Changed: 11/11/2005  
Time Changed: 11:22:00 am

Title: Processor Power Supply

Page: 14





**PCI33 FORCE**  
0 = Normal; 1 = Force 33 MHz PCI bus


**PCI-X 100 FORCE**  
0 = Allow PCI-X 133 MHz; 1 = Limit PCI-X to 100 MHz





**COP HEADER**  
NOTE: CPU is NOT 3.3V tolerant!  
COP controller must observe OVDD.



1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
<div></div>	Freescale Semiconductor 7700 W. Parmer Ln Austin, Texas 78729	Project: Taiga Revision: 2.0	Engineer: M <b>ichael</b> Everman	Date Changed: 11/11/2005 Time Changed: 11:17:41 am	Title: --reserved--		Page: 17
1	2	3	4	5	6	7	8








Freescalse Semiconductor  
7700 W. Parmer Ln  
Austin, Texas 78729


Project: Taiga  
Revision: 2.0


Engineer: Michael Everman


Date Changed: 11/11/2005  
Time Changed: 11:18:13 am


Title: TSI108 Power










































1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
<div></div>	Freescale Semiconductor 7700 W. Parmer Ln Austin, Texas 78729	Project: Taiga Revision: 2.0	Engineer: Michael Everman	Date Changed: 11/11/2005 Time Changed: 11:20:44 am	Title: reserved		Page: 35
1	2	3	4	5	6	7	8

# PCI-X mode

66 MHz if R1 populated  
133/100 MHz if R1 depopulated



ISO A AD(63:0)

34D8, 38B8, 39C1

