

PROJECT: MCF5329 Validation Board

PART NUMBER:

ASSEMBLY NAME: MCF5329VB

SCHEMATICS: ECR/KTL/PBH

TABLE OF CONTENTS

PAGEDESCRIPTION

1TITLE PAGE

2BDM/JTAG

3BUFFERS

4SDRAM

5FLASH

6WIRED LAN

7LOGIC

8PERIPHERAL CIRCUITS

9CODEC

10PROCESSOR ColdFire® MCF5329

11HEADERS/TEST POINTS

12POWER

13RS232/CAN

14USB

15LCD

COLOR LEGEND

NOTE:


NOTES IN GREEN TEXT ARE GENERAL DESIGN OR SCHEMATIC NOTES

LAYOUT NOTE:

NOTES IN RED TEXT ARE PCB LAYOUT RECOMMENDATIONS OR GUIDLINES

NOTES IN BLACK TEXT INDICATE A PARTICULAR FUNCTIONALITY OF A SPECIFIC PART OF THE SCHEMATIC FOR CLARIFICATION OF THE FUNCTIONALITY.

01 - TITLE PAGE



Revision Control

ECO Number	Rev	Description of Change	Date
	A	Preliminary Schematics	3rd May 05
	B	Revised USB OTG D+/D- connections for U22	25th July 05
	C	Re-wired pin L13 to VSS/GND.	30th Aug 05
	D	Corrected order of FEC TXD & RXD data.	22nd Sept 05
	E	Corrected byte enable signals for the ASRAM	8th Nov 05
	F	Updated USB ULPI interface	2nd Mar 06

NOTE: for all capacitors < 0.1uF in value please use capacitors with either a COG or NPO dielectric.

MicroController Division, TSPG, Freescale.

Title

Title & Revision Page

Size B


Document Number MCF5329 Validation Board

Rev F

Date: Wednesday, March 08, 2006

Sheet 1 of 15

## 02 - BDM/JTAG





NOTE: ONLY 3.3V BDM debugging cables can be used with MCF532x processors.

MicroController Division, TSPG, Freescale.		
Title		
BDM & JTAG connections		
Size	Document Number	Rev
A	MCF5329 Validation Board	F
Date:	Wednesday, March 08, 2006	Sheet 2 of 15

# 03 - SRAM

ASRAM is a 256K x 16bit (512KB) device


NOTE: an alternative ASRAM with the same PCB footprint and functionality is :- Renesas HM62W16255HCJP-12



NOTE: please place 2 capacitors near the power pins of each buffer/transceiver, the bulk capacitor (C1) should be placed in the general area of the SRAM.

MicroController Division, TSPG, Freescale.		
Title		
Buffers & Transceivers		
Size	Document Number	Rev
A	MCF5329 Validation Board	F
Date:	Wednesday, March 08, 2006	Sheet 3 of 15

04 - SDR SDRAM




# 05 - FLASH

The schematic diagram illustrates the Flash Memory (U3) and its connections. The microcontroller (uP) is connected to the Flash Memory via address lines (A0-A19), data lines (D0-D31), and control lines (WE#, CE#, OE#). The Flash Memory is powered by a 3.3V supply and has a 10K resistor (R4) connected to its Vcc pin. A 16-Mbit Flash boot jumper (JP2) is shown, with a default setting of JP2 fitted across pins 1 & 2. The Flash Memory is labeled "AMD Am29PL160CB-65RS" and has a memory size of 1M x 16 = 2MB. The diagram also shows the connection of the Flash Memory to the microcontroller's address and data buses, with labels for uP\_A[0:23] and uP\_D[16:31].

NOTE: please place these two .01uF decoupling cap.s near the Flash memory (U3) supply pins.

MicroController Division, TSPG, Freescale.		
Title		
Flash Memory		
Size	Document Number	Rev
A	MCF5329 Validation Board	F
Date:	Wednesday, March 08, 2006	Sheet 5 of 15



# 05 - FLASH

The schematic diagram illustrates the Flash Memory (U3) and its connections. The microcontroller (uP) is connected to the Flash Memory via address lines (A0-A19), data lines (D0-D31), and control lines (WE#, CE#, OE#). The Flash Memory is powered by a 3.3V supply and has a 10K resistor (R4) connected to its Vcc pin. A 16-Mbit Flash boot jumper (JP2) is shown, with a default setting of JP2 fitted across pins 1 & 2. The Flash Memory is labeled "AMD Am29PL160CB-65RS" and has a memory size of 1M x 16 = 2MB. The diagram also shows the connection of the Flash Memory to the microcontroller's address and data buses, with labels for uP\_A[0:23] and uP\_D[16:31].

NOTE: please place these two .01uF decoupling cap.s near the Flash memory (U3) supply pins.

MicroController Division, TSPG, Freescale.		
Title		
Flash Memory		
Size	Document Number	Rev
A	MCF5329 Validation Board	F
Date:	Wednesday, March 08, 2006	Sheet 5 of 15


# 05 - FLASH

The schematic diagram illustrates the Flash Memory (U3) and its connections. The microcontroller (uP) is connected to the Flash Memory via address lines (A0-A19), data lines (D0-D31), and control lines (WE#, CE#, OE#). The Flash Memory is powered by a 3.3V supply and has a 10K resistor (R4) connected to its Vcc pin. A 16-Mbit Flash boot jumper (JP2) is shown, with a default setting of JP2 fitted across pins 1 & 2. The Flash Memory is labeled AMD Am29PL160CB-65RS and has a memory size of 1M x 16 = 2MB. The diagram also shows the connection of the Flash Memory to the microcontroller's address and data buses, with labels for uP\_A[0:23] and uP\_D[16:31].

NOTE: please place these two .01uF decoupling cap.s near the Flash memory (U3) supply pins.


MicroController Division, TSPG, Freescale.		
Title		
Flash Memory		
Size	Document Number	Rev
A	MCF5329 Validation Board	F
Date:	Wednesday, March 08, 2006	Sheet 5 of 15

## 06 - WIRED LAN




## 07 - LOGIC


NOTE: PLACE ONE .01uF DECOUPLING CAPS PER CHIP  
NEAR EACH LOGIC DEVICE (4 FOR U6) ON THE PCB.



LATCH U6 IS USED AS A MEMORY MAPPED INPUT/OUTPUT REGISTER BASED ON READS AND WRITES TO AN ADDRESS AREA DEFINED BY /CS1 + AN OFFSET GIVEN BY A19. THE PHYSICAL ADDRESS IS /CS1 + 0x00080000 (i.e. /CS1 LOW AND A19 HIGH)





U5 USES THE /CS1, /OE & R/W SIGNALS FROM THE CPU ALONG WITH ADDRESS LINE A19 TO GENERATE OUTPUT ENABLE AND LATCH ENABLE SIGNALS FOR U6 THE MEMORY MAPPED 16-BIT LATCH. THE READS AND WRITES TO U6 ARE QUALIFIED USING /CS1 AND A19.



MicroController Division, TSPG, Freescale.			
<b>Title</b>			
Logic Interface Circuits			
<b>Size</b>	<b>Document Number</b>		
B	MCF5329 Validation Board		
<b>Date:</b>	Wednesday, March 08, 2006	<b>Sheet</b>	7 of 15
			<b>Rev</b>
			F


## 08 - PERIPHERAL CIRCUITS




OFF - SW1 - ON		PLL mode (180MHz)	1	PLL mode (240MHz) *
Oscillator Mode	2	Encoded Port Size	3	Encoded Port Size
Encoded Port Size	4	Encoded Port Size	5	Encoded Port Size
Pad Drive Strength	6	Pad Drive Strength	7	Pad Drive Strength
Limp Mode	8	Limp Mode	9	Limp Mode
Encoded Addr./CS	10	Encoded Addr./CS	11	Encoded Addr./CS
No connection	12	No connection	13	No connection
BDM/JTAG mode	14	BDM/JTAG mode	15	BDM/JTAG mode
RCON_b Mode	16	RCON_b Mode	17	RCON_b Mode

Note: default setting for SW1 is all switches closed/on.

NOTE: Please place these tables on the silkscreen on the upside of the PCB close to SW1. \* = default setting.




IMPORTANT NOTE: THE MSTR\_nRST\_INT SIGNAL MUST BE USED TO DRIVE THE OUTPUT ENABLE PINS OF U9 TO ALLOW THE D1, D2, D3, D4, D5, D6 & D9 SIGNALS TO BE LATCHED CORRECTLY BY THE MCF5329 FOR CORRECT CONFIGURATION AT RESET.



PLL Mode	Oscillator Mode	Encoded Boot Device (Port Size)	Output Pad Drive Strength
SW1-1 Mode	SW1-2 Mode	SW1-3 Mode	SW1-4 Mode
OFF 180MHz/80MHz	OFF Oscillator bypass	OFF 8-bit port	OFF Low drive
ON 240MHz/80MHz *	ON Crystal oscillator *	ON 32-bit port	ON High drive *


Limp Mode Selection	Encoded Address/Chip Select Configuration	BDM/JTAG Enable	CPU Configuration
SW1-6 Mode	SW1-7 Mode	SW1-11 Mode	SW1-12 Mode
OFF Limp mode	ON A[23:22] = A[23:22] *	OFF JTAG	OFF Disabled
ON Normal PLL mode *	OFF A[23:22] = FB_CS5_b/FB_CS4_b	ON BDM *	ON Enabled *




NOTE: Please place D5 through D8 together in a line.  
Default setting for JP3 through JP6 is fitted.

MicroController Division, TSPG, Freescale		
Title	Peripheral Circuits	
Size	Document Number	Rev
C	MCF5329 Validation Board	F
Date	Wednesday, March 08, 2006	Sheet 8 of 15




[illegible][illegible][illegible]

## 10 - PROCESSOR



## 11 - HEADERS/TEST POINTS

NOTE: please place the P6860 foot prints as close to the CPU (U12) as possible and through route to external devices where possible  
Connectors J5 through J16 represent Tektronix P6860 high density contactless connectors.



**NOTE:** please place TP1 & TP2 at opposite diagonal corners of the PCB. These TP's are to allow connections of 'scope ground leads.







**NOTE:** please place clear silkscreen legends next to each test point so that they are visible for probing

MicroController Division, TSPG, Freescale			
Title Logic Analyzer/Serial headers + Test Points			
Size C	Document Number MCF5329 Validation Board		Rev F
Date:	Wednesday, March 08, 2006	Sheet	11 of 15




## 13 - SERIAL INTERFACES

**NOTE:** please bring all serial interfaces out to right angle 9-way D-type connectors on the edge of the PCB.




MicroController Division, TSPG, Freescale.			
Title Serial Interfaces			
Size C	Document Number MCF5329 Validation Board		Rev F
Date:	Wednesday, March 08, 2006	Sheet	13 of 15

## 14 - USB INTERFACES



**LAYOUT NOTE:**  
THE USB DIFFERENTIAL PAIRS USB1\_M, USB1\_P & USB2\_M, USB2\_P NEED TO BE ROUTED SUCH THAT THEY HAVE A DIFFERENTIAL IMPEDANCE OF 90 OHMS.


LAYOUT NOTE:  
PLEASE PLACE R80 & R82 AS CLOSE  
AS POSSIBLE TO THE CPU U12




**IMPORTANT NOTE:** R94 should be fitted and R160 removed when the CLOCK pin is driven by U25. When U25 is clocked by the MCF5329, R160 should be fitted and R94 removed as well as R158 & R159.

NOTE: please place R94 as close as possible to pin 27 on U25.

**NOTE:** please place C164 & C165 close to pins 2,22 & 30 on U5.

 C160  
4.7uF X7R

 C161  
0.1uF

NOTE: please place C160 & C161 as close to pin 18 on U25 as possible.

**IMPORTANT NOTE:** R156 & R157 should be fitted and R158 & R159 removed when the CLOCK pin is driven by the MCF5329. When U25 is clocked by Y5, R158 & R159 should be fitted and R156 & R157 removed.

NOTE: please place C167 & C168 as close to pin 11 on U25 as possible.

NOTE: please place C158 & C159 as close to pin 14 on U25 as possible.

**NOTE:** please place Y5 as close to pins 15 & 16 on U25 as possible


High Speed ULPI USB transceiver crystal

MicroController Division, TSPG, Freescale.			
Title USB Interfaces			
Size C	Document Number MCF5329 Validation Board		Rev F
Date:	Wednesday, March 22, 2006	Sheet	14 of 15

# 15 - VIDEO INTERFACE


## NOTE:

J24 IS ACTUALLY A 30X2 DUAL ROW .100" PITCH, .025"SQ POST MALE HEADER.  
IT IS REPRESENTED SYMBOLICALLY AS A SINGLE ROW CONNECTOR TO  
ILLUSTRATE HOW THE SIGNALS WILL ROUTE THROUGH THE RIBBON CABLE.



## NOTE:

THE DATA SIGNALS ARE SETUP FOR A 16-BIT  
TFT INTERFACE BY SELECTION OF R96 & R98  
OVER R95 & R97.



NOTE: default setting for jumper -  
JP27 is for a connection between  
pins 1 & 2.

NOTE: check that LCD\_VEEEN is valid for LCDON.

MicroController Division, TSPG, Freescale.		
Title	LCD/Video Connector	
Size B	Document Number MCF5329 Validation Board	Rev F
Date:	Wednesday, March 08, 2006	Sheet 15 of 15