

# AN11309

## Connecting a High Speed USB PHY via ULPI

Rev. 1 — 7 January 2013

Application note

### Document information

Info	Content
<b>Keywords</b>	USB PHY, ULPI, LPC18xx, LPC43xx
<b>Abstract</b>	This application note describes how to connect a high speed USB PHY via ULPI.



**Revision history**

Rev	Date	Description
1	20130107	Initial version.

**Contact information**

For more information, please visit: <http://www.nxp.com>


For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 1. Introduction

Some parts in the LPC18xx and LPC43xx families of microcontrollers have two USB controllers on board. Both controllers are capable of running at high speed but only one of them has an integrated high speed PHY connected to it. The other controller has an integrated full speed PHY. But this other controller also has a ULPI interface option which allows it to be connected to an external high speed PHY which means two simultaneous high speed USB interfaces, running in either host or device mode, are possible with this family of microcontrollers.

This app note includes the schematic for a circuit that connects an external high speed USB PHY to a LPC43xx microcontroller in a LPGA256 package, and software that configures the USB controller to use the ULPI interface and configures the pins of this interface that connect to the external PHY.

## 2. Block diagram



### 3. Parallel Transceiver Select (PTS)

USB1 includes a switch that selects between an internal full speed PHY and a ULPI interface which can be connected to an external high speed PHY.

The control of this switch is located in the 2 MSBs of the Port Status and Control register (PORTSC1) in the USB1 controller. Setting the most significant (0x80000000) will select the ULPI interface.

Bit 24 (PFSC) in the PORTSC1 register must be clear. This will prevent the port from forcing a full speed connection.

### 4. ULPI / PHY interface

The interface between the ULPI and the external USB PHY consists of 8 data lines 3 control lines and a clock line. These 12 signals are available on two sets of pins on higher pin count packages.

The external USB PHY requires other signals in addition to these, like chip select and reset, which can be tied off or connected to other GPIO signals on the microcontroller.

Sheet 8 of the included schematic shows a working example of a circuit that implements this interface.

### 5. Configuring the microcontroller

The software included with this app note is a uVision based USB example program that implements a mass storage class device through the external high speed USB PHY.

The file usbd\_msc\usbd\_config.h includes two definitions that must be set as shown below to include the code that enables the ULPI interface.

```

/*****
*****

** USB defines

*****/

#define CURR_USB_PORT    LPC_USB1_BASE
#define USB1_ULPI_PHY    1

```

To configure and enable the ULPI interface through USB1 you must:

1. Disable the USB1 clock
2. Select which of the two sets of pins you want to use for the ULPI interface and then setup the pinmux accordingly
3. Select the ULPI interface (see Parallel Transceiver Select above)
4. Set the PFSC bit in the PORTSC1\_D register to enable high speed operation

All the code that configures and enables the ULPI interface is located in the function SetUsb1ClockPinmux() in usbd\_msc\usbd\_msc.c.



## 6. Legal information

### 6.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 6.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP

Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

### 6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

## 7. Contents

---

1.	<b>Introduction .....</b>	<b>3</b>
2.	<b>Block diagram.....</b>	<b>3</b>
3.	<b>Parallel Transceiver Select (PTS).....</b>	<b>4</b>
4.	<b>ULPI / PHY interface.....</b>	<b>4</b>
5.	<b>Configuring the microcontroller .....</b>	<b>4</b>
6.	<b>Legal information .....</b>	<b>6</b>
6.1	Definitions .....	6
6.2	Disclaimers.....	6
6.3	Trademarks .....	6
7.	<b>Contents.....</b>	<b>7</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

---

© NXP B.V. 2013.

All rights reserved.

For more information, visit: <http://www.nxp.com>  
For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 7 January 2013

Document identifier: AN11309