

# Soft UART for MPC8360E R2.1 Microcode Package Release 0.1.2

## **General**

This release note reflects the new features for UART microcode available in the described RAM packages. The packages are available for the QUICC Engine devices MPC8360E Rev2.1. This release note reveals any exceptions to the features which are specified in the reference manual. The notes also describe any additions or any missing functionality in comparison to the reference manual.

Refer to the *QUICC Engine Microcode Errata* for all known issues related to this and other microcode packages.

## **Availability**

[Table 1](#) shows the currently available packages by device.

**Table 1. Package Availability by Device**

Device	Loader File Name (.h) / C function file name (.c)
<a href="#">MPC8360E rev 2.1</a>	Soft_UART_mpc8360_r2.1.h

## **Package Content**

The UART RAM package includes soft UART microcode. This package was built to solve the UCC UART hardware baud rate tolerance issue as described in the QE\_UART6 erratum of the *MPC8360E Chip Errata*.

## Revision History

**Table 2. Revision History—Revision 0.1.2**

	Release 0.1.2
<b>New Features</b>	N/A
<b>Bug Fixes</b>	1. Tx IRQ earlier than transmission complete.

**Table 3. Revision History—Revision 0.1.1**

	Release 0.1.1
<b>New Features</b>	N/A
<b>Bug Fixes</b>	1. The baud rate tolerance was not in $-4\%$ ~ $+4\%$ .
	2. Sending 7-bit BREAK back-to-back failure
	3. Frame error was not reported by QE.
	4. BREAK received unexpectedly when Rx baud rate larger than Tx.

**Table 4. Revision History—Revision 0.1.0**

	Release 0.1.0
<b>New Features</b>	1. UART Multi-drop functionality.
	2. Update of Shadow UPSMR[CL] description.
	3. Support 5-7 bit character Tx/Rx.
	4. Support 2 stop bits frame.
<b>Bug Fixes</b>	1. PREAMBLE and BREAK size could not be adjusted.
	2. Continuous BREAK couldn't be received correctly.

**Table 5. Revision History—Revision 0.0.0**

	Release 0.0.0
<b>New Features</b>	Initial release
<b>Bug Fixes</b>	N/A

## Technical Specification

In order to use UART/AHDLC with this patch, the following changes to the programming model need to be applied:

### 1. Baud rate configuration:

- **Tx Clock x1 Mode:** 2 BRG are required, one for Rx and one for Tx. The UCC receiver's baud rate is set as usual (to x16). The UCC transmitter's baud rate is set to x1.
- **Tx Clock x16 Mode:** 1 BRG is required for both Rx and Tx. And it should set for x16 baud rate (use if internal loopback is required or if there is a limitation in BRG allocation).

### 2. UCC registers configuration extension:

- GUMR\_L register, set mode=0010 (QMC).
- Set GUMR\_H[17] bit. (UART/AHDLC mode).
- Set GUMR\_H[19–20] (Transparent mode)
- Clear GUMR\_H[26] (RFW).

### 3. UCC Parameter RAM configuration extension:

Table 8 describes the extension of parameter RAM for soft UART patch. The programming model needs to be applied.

**Table 0-6. PRAM Extension Map**

Offset	Name	With	Description
0x90	SoftUART_RxShadow_UPSMR	Hword	Shadow Reg for UPSMR
0x92	Reserved	Hword	Initialize to zero.
0x94	SoftUART_RxState	Word	QE internal, initialize to 0x04
0x98	SoftUART_RxCNT	Byte	QE internal, initialize to zero
0x99	Mybrkc	Byte	QE internal, initialize to zero
0x9A	Mytempd	Byte	QE internal, initialize to zero
0x9B	Myuartst	Byte	QE internal, initialize to zero
0x9C	SoftUART_RxChar_length	Byte	initialize to 1+CL+MultidropEN+PEN+1+SL
0x9D	SoftUART_RxBitmark	Byte	QE internal, initialize to 0x7
0x9E	SoftUART_RxTempd1st	Byte	QE internal, initialize to zero
0xA0	SoftUART_TxSpTemp	Word	Temporary tx sp when sending preamble, initialize to zero
0xA4	SoftUART_Sr2Temp	Word	Temp Ser – Receive, initialize to zero
0xA8	R_U_Ptr	Hword	Temp Receive Ucode pointer, initialize to zero
0xAA	T_U_Ptr	Hword	Temp Transmit Ucode pointer, initialize to zero
0xB0	SoftUART_St2Temp	Word	Temp Ser – Transmit, initialize to zero
0xC0	SoftUART_TxFrameRemTMP	Word	QE internal, initialize to zero
0xC4	SoftUART_TxFrameRemTMPSize	Byte	QE internal, initialize to zero

**Table 0-6. PRAM Extension Map**

Offset	Name	With	Description
0xC5	SoftUART_TxMode_Register	Byte	Protocol type. 0x00 - AHDLC (TX Clock x1 Mode) 0x80 - AHDLC (TX clock x16 Mode) 0x01 - UART (TX Clock x1 Mode) 0x81 - UART (TX Clock x16 Mode)
0xC6	SoftUART_TxState	Byte	QE internal, initialize to zero
0xC7	Reserved	Byte	Initialize to zero
0xC8	SoftUART_Cbrk7Sum	Word	Zero counter for all the 7-bit break chars, initialize to zero.
0xCC	Reserved	Byte	QE internal, initialize to zero
0xCD	TxIrqStatFlag	Byte	QE internal, initialize to zero
0xCE	CntFrmRmSize	Byte	QE internal, initialize to zero
0xCF	CntFrmRmSize2	Byte	QE internal, initialize to zero
0xD0	TxBdLenQ	8 Bytes	QE internal, initialize to zero
0xD8	TxBdLenQStorePtr	Byte	QE internal, initialize to zero
0XD9	TxBdLenQFetchPtr	Byte	QE internal, initialize to zero

**4. SoftUART\_RxShadow\_UPSMR field description:**

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
SL	RPM[0-1]	PEN	TPM[0-1]	0	FRZ	UM[0-1]	CL[0-1]]	0	0	0	0	0	0	0	0

**Figure 1. SoftUART\_RxShadow\_UPSMR Definition**

**Table 7. SoftUART\_RxShadow\_UPSMR Field Description**

Field	Name	Descriptions
0	SL	Stop length. Selects the number of stop bits the UCC sends. 0 – One stop bit 1 – Two stop bits
1-2, 4-5	RPM , TPM	Receiver/transmitter parity mode. Selects the type of parity check the receiver/transmitter performs; Receive parity errors can be ignored but not disabled. <b>00</b> – Odd parity. If a transmitter counts an even number of ones in the data word, it sets the parity bit so an odd number is sent. If a receiver receives an even number, a parity error is reported. <b>01</b> – Low parity (space parity). A transmitter sends a zero in the parity bit position. If a receiver does not read a 0 in the parity bit, a parity error is reported. <b>10</b> – Even parity. Like odd parity, the transmitter adjusts the parity bit, as necessary, to ensure that the receiver receives an even number of one bits; otherwise, a parity error is reported. <b>11</b> – High parity (mark parity). The transmitter sends a one in the parity bit position. If the receiver does not read a 1 in the parity bit, a parity error is reported.

**Table 7. SoftUART\_RxShadow\_UPSMR Field Description**

Field	Name	Descriptions
3	PEN	Parity enable. 0 – No parity. 1 – Parity is enabled and determined by the parity mode bits.
6	—	Reserved, should be cleared.
7	FRZ	Freeze transmission. Allows the UART transmitter to pause and later continue from that point. 0 – Normal operation. If the buffer was previously frozen, it resumes transmission from the next character in the same buffer that was frozen. 1 – The UCC completes transmission of the current character and then freezes. After FRZ is cleared, transmission resumes from the next character.
8–9	UM	UART mode. Selects the asynchronous channel protocol. UM can be modified on-the-fly. <b>00</b> – Normal UART operation. Multidrop mode is disabled and idle-line wake-up mode is selected. The UART receiver leaves hunt mode by receiving an idle character (all ones). <b>01</b> – Manual multidrop mode. An additional address/data bit is sent with each character. The receiver leaves hunt mode when the address/data bit is a one, indicating the received character is an address that all inactive processors must process. The controller receives the address character and writes it to a new buffer. The core then compares the written address with its own address and decides whether to ignore or process subsequent characters. <b>10</b> – Reserved <b>11</b> – Automatic multidrop mode. The QUICC Engine module compares the address of an incoming address character with UADDRx parameter RAM values; subsequent data is accepted only if a match occurs.
10–11	CL	Character length. Determines the number of data bits in the character, not including optional parity or multidrop address bits. If a character is less than 8 bits, most-significant bits are received as zeros and are ignored when the character is sent. <b>00</b> – 5 data bits <b>01</b> – 6 data bits <b>10</b> – 7 data bits <b>11</b> – 8 data bits
12–15	—	Reserved, should be cleared

**5. UART limitations:**

- RZS – no support
- Noise – no support
- Auto baud – no support
- DRT – no support.
- Graceful stop host command: No support.
- Fractional stop bit: No support
- 5 data bits in normal mode on transmitter: Only 2 stop bits (1-5-0-0-1-1) can support. One stop bit (1-5-0-0-1-0) doesn't support, whatever the RxShadow\_UPSMR[SL] bit is set or clear

**6. UART and AHDL limitations:**

- Internal loopback supported only in Tx Clock X16 mode.

- Receiver must use 16x over sampling.
- Modem lines flow control (UPSMR[FLC]=1) not supported. CTS should be always asserted. (To assert CTS internally, program the relevant QE I/O as general purpose input).

**7. INIT FLOW:**

- 1). Program UART/AHDLC according to normal flow as described in the RM, without enabling the UCC (ENT, ENR).
- 2). Program the new parameters as defined in this release note.
- 3). Issue Init Rx/Tx params host command through CECR (for transparent protocol) to enable the new mode.

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
 Technical Information Center, EL516  
 2100 East Elliot Road  
 Tempe, Arizona 85284  
 1-800-521-6274 or  
 +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
 Technical Information Center  
 Schatzbogen 7  
 81829 Muenchen, Germany  
 +44 1296 380 456 (English)  
 +46 8 52200080 (English)  
 +49 89 92103 559 (German)  
 +33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
 Headquarters  
 ARCO Tower 15F  
 1-8-1, Shimo-Meguro, Meguro-ku  
 Tokyo 153-0064  
 Japan  
 0120 191014 or  
 +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
 Exchange Building 23F  
 No. 118 Jianguo Road  
 Chaoyang District  
 Beijing 100022  
 China  
 +86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor  
 Literature Distribution Center  
 1-800 441-2447 or  
 +1-303-675-2140  
 Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc., 2009-2010. All rights reserved.

SOFTUARTUCODERN\_0\_1\_2

Jan 22, 2009

Rev. 2

