

# MCF5475 Reference Manual Errata

by: Microcontroller Solutions Group

This errata document describes corrections to the *MCF5475 Reference Manual*, order number MCF5475RM. For convenience, the addenda items are grouped by revision. Please check our website at <http://www.freescale.com/coldfire> for the latest updates.

The current version available of the *MCF5475 Reference Manual* is Revision 5.

## Table of Contents

1	Errata for Revision 5 .....	2
2	Errata for Revision 4 .....	2
3	Errata for Revision 3 .....	6
4	Errata for Revision 2.1 .....	8
5	Revision History .....	15

# 1 Errata for Revision 5

None to report.

# 2 Errata for Revision 4

**Table 1. MCF5475RM Rev 4 Errata**

Location	Description																				
Table 1-2/Page 1-7	<p>Replace with the following table:</p> <table border="1"> <thead> <tr> <th>AD[12:8]<sup>1</sup></th> <th>Clock Ratio</th> <th>CLKIN-PCI and FlexBus Frequency Range (MHz)</th> <th>Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)</th> <th>Core Frequency Range (MHz)</th> </tr> </thead> <tbody> <tr> <td>00011</td> <td>1:2</td> <td>41.67–66.66</td> <td>83.33–133.33</td> <td>166.66–266.66</td> </tr> <tr> <td>00101</td> <td>1:2</td> <td>25.0–44.42</td> <td>50.0–88.83<sup>2</sup></td> <td>100.0–177.66</td> </tr> <tr> <td>01111</td> <td>1:4</td> <td>25.0–33.3</td> <td>100–133.33</td> <td>200–266.66</td> </tr> </tbody> </table> <p>NOTES:  <sup>1</sup> All other values of AD[12:8] are reserved.  <sup>2</sup> Note that DDR memories typically have a minimum speed of 83 MHz. Some vendors specify down to 75 MHz. Check with the memory component specifications to verify.</p>	AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN-PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)	00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66	00101	1:2	25.0–44.42	50.0–88.83 <sup>2</sup>	100.0–177.66	01111	1:4	25.0–33.3	100–133.33	200–266.66
AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN-PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)																	
00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66																	
00101	1:2	25.0–44.42	50.0–88.83 <sup>2</sup>	100.0–177.66																	
01111	1:4	25.0–33.3	100–133.33	200–266.66																	
Table 2-1/Page 2-3	<p>Remove extraneous overbars from the following signals: TSIZ1, TSIZ0            Add overbar to PCITRDY.</p>																				
Table 2-1/Page 2-6	<p>E1MDIO entry: Remove 'Y' from pull-up column. This signal cannot be configured as a GPIO so there is no pull-up.            E1MDC entry: Remove 'Y' from pull-up column. This signal cannot be configured as a GPIO so there is no pull-up. Change I/O entry from "O:I/O" to "O".</p>																				
Table 2-2/Page 2-10	<p>Remove extraneous overbars from the following pin/signals: A15/DSI, W23/DSPICS5, AA23/IVDD, AA25/PCS0TXD, AB26/PPSC1PSC02.            Add overbar to B13/RSTI.</p>																				
Table 2-4/Page 2-22	<p>Replace with the following table:</p> <table border="1"> <thead> <tr> <th>AD[12:8]<sup>1</sup></th> <th>Clock Ratio</th> <th>CLKIN-PCI and FlexBus Frequency Range (MHz)</th> <th>Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)</th> <th>Core Frequency Range (MHz)</th> </tr> </thead> <tbody> <tr> <td>00011</td> <td>1:2</td> <td>41.67–66.66</td> <td>83.33–133.33</td> <td>166.66–266.66</td> </tr> <tr> <td>00101</td> <td>1:2</td> <td>25.0–44.42</td> <td>50.0–88.83<sup>2</sup></td> <td>100.0–177.66</td> </tr> <tr> <td>01111</td> <td>1:4</td> <td>25.0–33.3</td> <td>100–133.33</td> <td>200–266.66</td> </tr> </tbody> </table> <p>NOTES:  <sup>1</sup> All other values of AD[12:8] are reserved.  <sup>2</sup> Note that DDR memories typically have a minimum speed of 83 MHz. Some vendors specify down to 75 MHz. Check with the memory component specifications to verify.</p>	AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN-PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)	00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66	00101	1:2	25.0–44.42	50.0–88.83 <sup>2</sup>	100.0–177.66	01111	1:4	25.0–33.3	100–133.33	200–266.66
AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN-PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)																	
00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66																	
00101	1:2	25.0–44.42	50.0–88.83 <sup>2</sup>	100.0–177.66																	
01111	1:4	25.0–33.3	100–133.33	200–266.66																	
Table 2-7/Page 2-24	<p>Swap the bit settings for AD3 in this table. When AD3 is asserted, <math>\overline{BE}[3:0]</math> are asserted for both read and write cycles. When negated, <math>\overline{BE}[3:0]</math> are asserted for write cycles only.</p>																				
Section 2.2.8.2/Page 2-26	<p>Change sentence from "This is the USB cable Vbus monitor input." to "This is the USB cable Vbus monitor input, which is 5 V tolerant."</p>																				
Section 7.13/Page 7-30	<p>Change value written to D0 in first line of code from 0xA30C_8100 to 0xA70C_8100 to enable cache-inhibited, imprecise mode.</p>																				

**Table 1. MCF5475RM Rev 4 Errata (continued)**

Location	Description																																																										
Table 10-1/Page 10-2	Replace with the following table: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>AD[12:8]<sup>1</sup></th> <th>Clock Ratio</th> <th>CLKIN-PCI and FlexBus Frequency Range (MHz)</th> <th>Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)</th> <th>Core Frequency Range (MHz)</th> </tr> </thead> <tbody> <tr> <td>00011</td> <td>1:2</td> <td>41.67–66.66</td> <td>83.33–133.33</td> <td>166.66–266.66</td> </tr> <tr> <td>00101</td> <td>1:2</td> <td>25.0–44.42</td> <td>50.0–88.83<sup>2</sup></td> <td>100.0–177.66</td> </tr> <tr> <td>01111</td> <td>1:4</td> <td>25.0–33.3</td> <td>100–133.33</td> <td>200–266.66</td> </tr> </tbody> </table> <p>NOTES:  <sup>1</sup> All other values of AD[12:8] are reserved.  <sup>2</sup> Note that DDR memories typically have a minimum speed of 83 MHz. Some vendors specify down to 75 MHz. Check with the memory component specifications to verify.</p>	AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN-PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)	00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66	00101	1:2	25.0–44.42	50.0–88.83 <sup>2</sup>	100.0–177.66	01111	1:4	25.0–33.3	100–133.33	200–266.66																																						
AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN-PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)																																																							
00011	1:2	41.67–66.66	83.33–133.33	166.66–266.66																																																							
00101	1:2	25.0–44.42	50.0–88.83 <sup>2</sup>	100.0–177.66																																																							
01111	1:4	25.0–33.3	100–133.33	200–266.66																																																							
Table 11-1/Page 11-2	Change GSR $n$ 's Access entry to R/W as some status bits may be cleared by writing a 1 to them.																																																										
Figure 11-4/Page 11-7	Change GSR $n$ [TEXP, PWMP, COMP, CAPT] bits' write row to 'w1c' as they may be written with a 1 to clear them.																																																										
Table 12-1/Page 12-1	Change SSR $n$ 's Access entry to R/W as some status bits may be cleared by writing a 1 to them.																																																										
Figure 12-4/Page 12-4	Change SSR $n$ [BE, ST] bits' write row to 'w1c' as they may be written with a 1 to clear them.																																																										
Table 13-1/Page 13-2	Replace table with the one below to better illustrate the interrupt priority and level assignments. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Interrupt Level ICR[IL]</th> <th>Priority ICR[IP]</th> <th>Supported Interrupt Sources</th> </tr> </thead> <tbody> <tr> <td rowspan="8">7</td> <td>7</td> <td rowspan="4">#8–63</td> </tr> <tr> <td>6</td> </tr> <tr> <td>5</td> </tr> <tr> <td>4</td> </tr> <tr> <td>— (Mid-point)</td> <td>#7 (IRQ7)</td> </tr> <tr> <td>3</td> <td rowspan="4">#8–63</td> </tr> <tr> <td>2</td> </tr> <tr> <td>1</td> </tr> <tr> <td>0</td> </tr> <tr> <td rowspan="3">6</td> <td>7–4</td> <td>#8–63</td> </tr> <tr> <td>— (Mid-point)</td> <td>#6 (IRQ6)</td> </tr> <tr> <td>3–0</td> <td>#8–63</td> </tr> <tr> <td rowspan="3">5</td> <td>7–4</td> <td>#8–63</td> </tr> <tr> <td>— (Mid-point)</td> <td>#5 (IRQ5)</td> </tr> <tr> <td>3–0</td> <td>#8–63</td> </tr> <tr> <td rowspan="3">4</td> <td>7–4</td> <td>#8–63</td> </tr> <tr> <td>— (Mid-point)</td> <td>#4 (IRQ4)</td> </tr> <tr> <td>3–0</td> <td>#8–63</td> </tr> <tr> <td rowspan="3">3</td> <td>7–4</td> <td>#8–63</td> </tr> <tr> <td>— (Mid-point)</td> <td>#3 (IRQ3)</td> </tr> <tr> <td>3–0</td> <td>#8–63</td> </tr> <tr> <td rowspan="3">2</td> <td>7–4</td> <td>#8–63</td> </tr> <tr> <td>— (Mid-point)</td> <td>#2 (IRQ2)</td> </tr> <tr> <td>3–0</td> <td>#8–63</td> </tr> <tr> <td rowspan="3">1</td> <td>7–4</td> <td>#8–63</td> </tr> <tr> <td>— (Mid-point)</td> <td>#1 (IRQ1)</td> </tr> <tr> <td>3–0</td> <td>#8–63</td> </tr> </tbody> </table>	Interrupt Level ICR[IL]	Priority ICR[IP]	Supported Interrupt Sources	7	7	#8–63	6	5	4	— (Mid-point)	#7 (IRQ7)	3	#8–63	2	1	0	6	7–4	#8–63	— (Mid-point)	#6 (IRQ6)	3–0	#8–63	5	7–4	#8–63	— (Mid-point)	#5 (IRQ5)	3–0	#8–63	4	7–4	#8–63	— (Mid-point)	#4 (IRQ4)	3–0	#8–63	3	7–4	#8–63	— (Mid-point)	#3 (IRQ3)	3–0	#8–63	2	7–4	#8–63	— (Mid-point)	#2 (IRQ2)	3–0	#8–63	1	7–4	#8–63	— (Mid-point)	#1 (IRQ1)	3–0	#8–63
Interrupt Level ICR[IL]	Priority ICR[IP]	Supported Interrupt Sources																																																									
7	7	#8–63																																																									
	6																																																										
	5																																																										
	4																																																										
	— (Mid-point)	#7 (IRQ7)																																																									
	3	#8–63																																																									
	2																																																										
	1																																																										
0																																																											
6	7–4	#8–63																																																									
	— (Mid-point)	#6 (IRQ6)																																																									
	3–0	#8–63																																																									
5	7–4	#8–63																																																									
	— (Mid-point)	#5 (IRQ5)																																																									
	3–0	#8–63																																																									
4	7–4	#8–63																																																									
	— (Mid-point)	#4 (IRQ4)																																																									
	3–0	#8–63																																																									
3	7–4	#8–63																																																									
	— (Mid-point)	#3 (IRQ3)																																																									
	3–0	#8–63																																																									
2	7–4	#8–63																																																									
	— (Mid-point)	#2 (IRQ2)																																																									
	3–0	#8–63																																																									
1	7–4	#8–63																																																									
	— (Mid-point)	#1 (IRQ1)																																																									
	3–0	#8–63																																																									

**Table 1. MCF5475RM Rev 4 Errata (continued)**

Location	Description
Chapter 17	Change instances throughout of 4-1-1-1 to 3-1-1-1, 4-2-2-2 to 3-2-2-2, and 3-1-1-1 to 2-1-1-1.
Figure 17-28/Page 17-28	Remove internal termination dashed lines for $\overline{\text{FBCS}}$ , $\overline{\text{BE/BWE}}$ , $\overline{\text{TBST}}$ , and $\overline{\text{OE}}$ signals.
Figure 17-32/Page 17-30	Remove internal termination dashed lines for $\overline{\text{FBCS}}$ , $\overline{\text{BE/BWE}}$ , $\overline{\text{TBST}}$ , and $\overline{\text{OE}}$ signals.
Figure 17-34/Page 17-31	Remove internal termination dashed lines for $\overline{\text{FBCS}}$ , $\overline{\text{BE/BWE}}$ , $\overline{\text{TBST}}$ , and $\overline{\text{OE}}$ signals.
Section 21.4.4.5/Page 21-8	<p>Add the following at the end of the RNG section:</p> <p style="text-align: center;"><b>CAUTION</b></p> <p>There is no known cryptographic proof showing that this is a secure method of generating random data. In fact, there may be an attack against the random number generator if its output is used directly in a cryptographic application (the attack is based on the linearity of the internal shift registers). In light of this, it is highly recommended to use the random data produced by this module as an input seed to a NIST-approved (based on DES or SHA-1) or cryptographically-secure (RSA generator or BBS generator) random number generation algorithm.</p> <p>It is also recommended to use other sources of entropy along with the RNG to generate the seed to the pseudorandom algorithm. The more random sources combined to create the seed the better. The following is a list of sources which can be easily combined with the output of this module.</p> <ul style="list-style-type: none"> <li>• Current time using highest precision possible</li> <li>• Mouse and keyboard motions (or equivalent if being used on a cell phone or PDA)</li> <li>• Other entropy supplied directly by the user</li> </ul> <p style="text-align: center;"><b>NOTE</b></p> <p>See Appendix D of the NIST Special Publication 800-90 “Recommendation for Random Number Generation Using Deterministic Random Bit Generators” for more information:</p> <ul style="list-style-type: none"> <li>• <a href="http://csrc.nist.gov">http://csrc.nist.gov</a></li> </ul>
Table 26-2/Page 26-4	Correct PSCRFCR and PSCTFCR from 8 bits to 32 bits wide in memory map.
Section 26.7.2	Correct PSCRFCR and PSCTFCR values from 0F to 0C00_0000 throughout examples. Change WRITE TAG = 00 to WFR = 0 throughout examples.
Table 26-41/Page 26-49	In step #1, change value of PSCSICR to 00 and remove the RxDCD sub-row as this bit is not implemented. In step #6, change value of PSCACR to 01 and remove the IEC1 sub-row as this bit is not implemented.
Table 26-44/Page 26-52	In step #6, remove the IEC1 sub-row as this bit is not implemented.
Section 27.7.2.4/Page 27-21	Change second sentence from “The TX FIFO holds from 1 to 16 longwords...” to “The TX FIFO holds from 1 to 4 longwords...”
Section 27.7.2.5/Page 27-22	Change second sentence from “The RX FIFO holds from 1 to 16 received...” to “The RX FIFO holds from 1 to 4 received...”
Chapter 29	<p>Add note to beginning of chapter:</p> <p style="text-align: center;"><b>CAUTION</b></p> <p>The MCF547x devices contain a silicon errata that affects the usage of the USB device controller. Please see <i>MCF5475 Device Errata</i> (MCF5475DE) at <a href="http://www.freescale.com/coldfire">http://www.freescale.com/coldfire</a> for details.</p>
Section 29.3.4.5.2/Page 29-54	Add the following to the end of step #5: “In the case of a Control Read, an empty Data OUT packet is used in the status stage to indicate a successful transfer. To accomplish this, the TXZERO bit in the EPnOUTSR should also be set.”
Table 30-4/Page 30-6	Correct MIB block counters end addresses to MBAR + 0x92FF and MBAR + 0x9AFF

**Table 1. MCF5475RM Rev 4 Errata (continued)**

Location	Description
Table 31-1/Page 31-1	Remove extraneous overbars from the following signals: SDDATA31, SDADDR4, SDDATA16, SDDQS2, VSS, EVDD, USBVDD, SDBA1, SDBA0.
Figure 31-1/Page 31-8	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 31-2/Page 31-9	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, B22/E1RXCLK, C15/DSCLK, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 31-3/Page 31-10	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25
Figure 31-4/Page 31-11	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE18/USBVDD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0.
Figure 31-5/Page 31-12	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 31-6/Page 31-13	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 31-7/Page 31-14	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25.
Figure 31-8/Page 31-15	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE18/USBVDD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0.
Figure 31-9/Page 31-16	Remove extraneous overbars from the following pin/signals: B5/SDDQS2, B6/SDDATA21, C6/SDVDD, D4/SDDATA16, D6/VSS. Change F1 from 'SDDDATA10' to 'SDDATA10' (remove extra D). Change B3 from 'SDDDATA18' to 'SDDATA18' (remove extra D).
Figure 31-10/Page 31-17	Remove extraneous overbars from the following pin/signals: A15/DSI/TDI, A16/TCK, A18/MTMOD1, A19/PLLVD, A21/PSTDDATA1, A23/PSTDDATA7, B15/TMS, B22/E1RXCLK, C15/DSCLK, C21/VSS, C25/SCL, E24/EVDD, H23/IVDD, H24/EVDD.
Figure 31-11/Page 31-18	Remove extraneous overbars from the following pin/signals: P4/IVDD, AF2/AD25
Figure 31-12/Page 31-19	Remove extraneous overbars from the following pin/signals: U24/EVDD, V26/PCIAD30, AA25/PSC0TXD, AC18/VSS, AC20/IVDD, AC26/PSC2TXD, AE21/PSC3RXD, AF18/USBRBIAS, AF21/TIN2, AF22/TIN0. Change figure title from "MCF5475/5474 Lower Right...." to "MCF5471/5470 Lower Right...."
Section 31.6/Page 31-20	Update package drawing. See <a href="http://www.freescale.com">http://www.freescale.com</a> and do a keyword search for 98ARS23880W for the updated drawing.

### 3 Errata for Revision 3

**Table 2. MCF5475RM Rev 3 Errata**

Location	Description																		
Section 28.1.2/Page 28-1	Added the following note at the end of the features list:  <p style="text-align: center;"><b>NOTE</b></p> <p style="text-align: center;">The USB 2.0 device controller requires a minimum XLB/system clock frequency of 66 MHz.</p>																		
Section 28.1.3.1/Page 28-2	Added the following note at the end of this section:  <p style="text-align: center;"><b>NOTE</b></p> <p style="text-align: center;">The USB 2.0 device controller requires a minimum XLB/system clock frequency of 66 MHz.</p>																		
Section 24.1.3/Page 24-3	Replaced the Comm Timer External Clock table with the following  <p style="text-align: center;"><b>Table 24-1 Comm Timers External Clock</b></p> <table border="1" data-bbox="641 732 1214 1173" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Channel</th> <th>External Signal</th> </tr> </thead> <tbody> <tr><td>0</td><td>PSC0BCLK</td></tr> <tr><td>1</td><td>PSC1BCLK</td></tr> <tr><td>2</td><td>PSC2BCLK</td></tr> <tr><td>3</td><td>PSC3BCLK</td></tr> <tr><td>4</td><td>TIN0</td></tr> <tr><td>5</td><td>TIN1</td></tr> <tr><td>6</td><td>TIN2</td></tr> <tr><td>7</td><td>TIN3</td></tr> </tbody> </table>	Channel	External Signal	0	PSC0BCLK	1	PSC1BCLK	2	PSC2BCLK	3	PSC3BCLK	4	TIN0	5	TIN1	6	TIN2	7	TIN3
Channel	External Signal																		
0	PSC0BCLK																		
1	PSC1BCLK																		
2	PSC2BCLK																		
3	PSC3BCLK																		
4	TIN0																		
5	TIN1																		
6	TIN2																		
7	TIN3																		
—	Added FIFO Controller chapter that describes the features of the FIFO controller implemented on many of the communication peripherals.																		
Section 28.2.1/Page 28-5	Added the following additional note below the existing note:  <p style="text-align: center;">8- and 16-bit registers (offsets 0xB000 to 0xB3FF) should not be accessed until the MCF547x is connected to a USB with a stable VBUS. The interrupt generated at the end of the reset signalling (USBISR[RSTSTOP]) can be used as an indication of a stable USB connection.</p>																		

**Table 2. MCF5475RM Rev 3 Errata (continued)**

Location	Description						
Section 28.2.4.4/Page 28-33	<p>Changed the INT bit description to:</p> <p>Interrupt. This bit is set and cleared by the application and is only relevant for interrupt IN endpoints. When an interrupt IN token is received, the USB device controller will use this bit to determine how to respond. If cleared, a NAK response will be sent. If set, the USB device controller will send a data packet if data is available or a NAK if no data is available.</p> <p>0 No interrupt pending on this endpoint (default). 1 Interrupt pending on this endpoint.</p> <p>Changed the TXZERO bit description to:</p> <p>Transmit a zero byte packet. For control endpoints, this bit should only be set by the application and cleared by the USB device controller. For non-control endpoints, the application must set this bit prior to sending a zero-byte packet to the host, and clear this bit after the zero-byte data packet has been successfully transmitted to the host.</p> <p>0 NOP (default). 1 Transmit a zero-byte packet</p> <p>Changed the CCOMP bit description to:</p> <p>Control command complete. Relevant only for control endpoints. For those commands that do not need application intervention, the application can ignore the CCOMP bit. It will be reset in the setup phase and set in the status phase automatically. It will remain set until the next setup token for the particular endpoint is received. For commands that require application intervention, the application must set this bit when it completes the activity for the command. This bit should not be cleared by the application.</p> <p>0 Control command in process (default). 1 Control command completed.</p>						
Section 28.2.5.2/Page 28-36	<p>Updated FIFOHI and FIFOLO descriptions:</p> <table border="1" data-bbox="566 1161 1378 1371"> <tbody> <tr> <td data-bbox="566 1161 662 1266">5</td> <td data-bbox="662 1161 805 1266">FIFOHI</td> <td data-bbox="805 1161 1378 1266">FIFO high. When configured as an OUT FIFO, this indicates that the number of bytes in the FIFO has surpassed the high level alarm value.</td> </tr> <tr> <td data-bbox="566 1266 662 1371">4</td> <td data-bbox="662 1266 805 1371">FIFOLO</td> <td data-bbox="805 1266 1378 1371">FIFO low. When configured as an IN FIFO, this indicates that the number of bytes in the FIFO has fallen below the FIFO low level alarm value.</td> </tr> </tbody> </table>	5	FIFOHI	FIFO high. When configured as an OUT FIFO, this indicates that the number of bytes in the FIFO has surpassed the high level alarm value.	4	FIFOLO	FIFO low. When configured as an IN FIFO, this indicates that the number of bytes in the FIFO has fallen below the FIFO low level alarm value.
5	FIFOHI	FIFO high. When configured as an OUT FIFO, this indicates that the number of bytes in the FIFO has surpassed the high level alarm value.					
4	FIFOLO	FIFO low. When configured as an IN FIFO, this indicates that the number of bytes in the FIFO has fallen below the FIFO low level alarm value.					

**Table 2. MCF5475RM Rev 3 Errata (continued)**

Location	Description
Section 28.3/Page 28-50	<p>Made minor layout changes throughout the Functional Description section. Some major updates include the addition of some clarified Handshake information and the addition of a section on "Sending Zero-Length Packets":</p> <p>A packet with a payload size less than <i>wMaxPacketSize</i> is used to indicate the end of a transfer. For transfers with a total payload that is evenly divisible by <i>wMaxPacketSize</i>, a zero-length packet (ZLP) may need to be transferred to indicate to the Host that the transfer has ended. To send a zero-length packet on an endpoint other than endpoint zero (EP0), the following steps should be followed:</p> <ol style="list-style-type: none"> <li>1. Wait for the EOF event for the packet with the last data payload. This will ensure that the IN endpoint's FIFO is empty.</li> <li>2. Set the TXZERO bit in the EPOSR or EPnINSR.</li> <li>3. Clear the TXZERO bit immediately after the ZLP has been sent. The USBISR[ACK] event and EPINFO register can be monitored to determine that the ZLP from the active endpoint was properly received.</li> </ol> <p>It is important that the FIFO be empty when the TXZERO bit is set. Once set, the USB Device Controller will send a ZLP even if valid data is present in the FIFO.</p> <p>It is also important that the application clears the TXZERO bit as soon as possible after the ZLP is sent. The USB 2.0 Device Controller will continue to send ZLPs in response to IN tokens for the same endpoint until the TXZERO bit is cleared.</p> <p>For EP0, the TXZERO bit should only be set by the application. The USB 2.0 Device Controller will clear the TXZERO bit automatically.</p>

## 4 Errata for Revision 2.1

**Table 3. MCF5475RM Rev 2.1 Errata**


Location	Description
Throughout	Replace all instances of MAPBGA with PBGA, as this is the correct package that the devices are available in.
Figure 2-1/Page 2-2	<ul style="list-style-type: none"> <li>• Replace all PPSC1PSC0n entries in the figure with PPSC1PSC0n. There is no PPSC1 port.</li> <li>• <u>PSC0CTS</u> pin: Change GPIO entry from PPSC1PSC2 to PPSC1PSC03.</li> <li>• <u>PSC0RTS</u> pin: Change GPIO entry from PPSC1PSC3 to PPSC1PSC02.</li> <li>• <u>PSC1CTS</u> pin: Change GPIO entry from PPSC1PSC6 to PPSC1PSC07.</li> <li>• <u>PSC1RTS</u> pin: Change GPIO entry from PPSC1PSC7 to PPSC1PSC06.</li> <li>• <u>PSC2CTS</u> pin: Change GPIO entry from PPSC3PSC2 to PPSC3PSC23.</li> <li>• <u>PSC2RTS</u> pin: Change GPIO entry from PPSC3PSC3 to PPSC3PSC22.</li> <li>• <u>PSC3CTS</u> pin: Change GPIO entry from PPSC3PSC6 to PPSC3PSC27.</li> <li>• <u>PSC3RTS</u> pin: Change GPIO entry from PPSC3PSC7 to PPSC3PSC26.</li> </ul>
Table 2-1/Page 2-3	<p>Add column to indicate whether the signal has a pull-up resistor.</p> <p>These signals have a pull-up resistor at all times: DSCLK/TRST, BKPT/TMS, DSI/TDI</p> <p>These signals have a pull-up resistor whenever configured for general-purpose input (default state after reset): PCIBR[4:3], PCIGNT[4:3], E1MDIO, E1MDC, E1TXCLK, E1TXEN, E1TXD[3:0], E1COL, E1RXCLK, E1RXDV, E1RXD[3:0], E1CRS, E1TXER, E1RXER</p>
Table 2-1/Page 2-3	Remove overbars from the following signals: FBADDR1, FBADDR0, SDDATA, SDADDR, SDBA, TIN3, TOUT3



**Table 3. MCF5475RM Rev 2.1 Errata (continued)**

Location	Description																				
Table 2-1/Page 2-3	In entry AD6, remove overbar from $\overline{ALE}$ and change description from "Transfer start" to "Address latch enable"																				
Table 2-1/Page 2-5	Add overbars to IRQ[6:5].																				
Table 2-2/Page 2-11	<ul style="list-style-type: none"> <li>Replace PPSCLn entries under the GPIO column with PPSC1PSC0n. There is no PPSC L port.</li> <li>Replace PPSCHn entries under the GPIO column with PPSC3PSC2n. There is no PPSCH port.</li> </ul>																				
Table 2-2/Page 2-11	The GPIO bit number for each of the UART control signals are incorrect for Table 2-2. However, they are correct for Table 2-1: <ul style="list-style-type: none"> <li>Y23/<math>\overline{PSC1RTS}</math> pin: Change GPIO entry from PPSC L7 to PPSC1PSC06.</li> <li>AB23/<math>\overline{PSC3RTS}</math> pin: Change GPIO entry from PPSCH7 to PPSC3PSC26.</li> <li>AB26/<math>\overline{PSC0RTS}</math> pin: Change GPIO entry from PPSC L3 to PPSC1PSC02.</li> <li>AC19/<math>\overline{PSC2CTS}</math> pin: Change GPIO entry from PPSCH2 to PPSC3PSC23.</li> <li>AD26/<math>\overline{PSC2RTS}</math> pin: Change GPIO entry from PPSCH3 to PPSC3PSC22.</li> <li>AE23/<math>\overline{PSC0CTS}</math> pin: Change GPIO entry from PPSC L2 to PPSC1PSC03.</li> <li>AF23/<math>\overline{PSC3CTS}</math> pin: Change GPIO entry from PPSCH6 to PPSC3PSC27.</li> <li>AF25/<math>\overline{PSC1CTS}</math> pin: Change GPIO entry from PPSC L6 to PPSC1PSC07.</li> </ul>																				
Table 2-2/Page 2-12	Remove overbars from the following signals: IVDD, TCK, PLLVDD, PSTDDATA1, PSTDDATA7, SDDATA21, PSTDDATA2, E1RXCLK, E1RXD2, SDVDD, SDDATA31, SDADDR4, DSCLK, VSS, EVDD, PCIAD29, PCIAD30, SCL, SDDATA16, AD17, AD20, E1CRS, E0TXD2, TOUT2, TOUT1, PSC2TXD, ALE, E0TXD3, SDBA1, SDBA0, USBVDD, PSC3RXD, AD25, USBRBIAS, TIN1, TIN2, TIN0																				
Table 2-2/ Page 2-12	Add overbars to the following signals: IRQ3, IRQ2																				
Table 2-4/Page 2-24	Replace table with the following: <table border="1" style="margin-left: auto; margin-right: auto;"> <caption>Table 4. MCF547x Divide Ratio Encodings</caption> <thead> <tr> <th>AD[12:8]<sup>1</sup></th> <th>Clock Ratio</th> <th>CLKIN–PCI and FlexBus Frequency Range (MHz)</th> <th>Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)</th> <th>Core Frequency Range (MHz)</th> </tr> </thead> <tbody> <tr> <td>00011</td> <td>1:2</td> <td>41.6–66.66</td> <td>83.33–133.33</td> <td>166.66–200</td> </tr> <tr> <td>00101</td> <td>1:2</td> <td>25.0–44.44</td> <td>50.0–88.8<sup>2</sup></td> <td>100.0–177.66</td> </tr> <tr> <td>01111</td> <td>1:4</td> <td>25.0–33.3</td> <td>100–133.33</td> <td>200–266.66</td> </tr> </tbody> </table> <p>NOTES:</p> <p><sup>1</sup> All other values of AD[12:8] are reserved.</p> <p><sup>2</sup> Note that DDR memories typically have a minimum speed of 83 MHz. Some vendors specify down to 75 MHz. Check with the memory component specifications to verify.</p>	AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN–PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)	00011	1:2	41.6–66.66	83.33–133.33	166.66–200	00101	1:2	25.0–44.44	50.0–88.8 <sup>2</sup>	100.0–177.66	01111	1:4	25.0–33.3	100–133.33	200–266.66
AD[12:8] <sup>1</sup>	Clock Ratio	CLKIN–PCI and FlexBus Frequency Range (MHz)	Internal XLB, SDRAM bus, and PSTCLK Frequency Range (MHz)	Core Frequency Range (MHz)																	
00011	1:2	41.6–66.66	83.33–133.33	166.66–200																	
00101	1:2	25.0–44.44	50.0–88.8 <sup>2</sup>	100.0–177.66																	
01111	1:4	25.0–33.3	100–133.33	200–266.66																	

**Table 3. MCF5475RM Rev 2.1 Errata (continued)**

Location	Description
<p>Section 2.2.6.1/Page 2-24</p> <p>Figure 1 correlates CLKIN, internal bus, and core clock frequencies for the 1x–4x multipliers.</p>  <p style="text-align: center;"><b>Figure 1. CLKIN, Internal Bus, and Core Clock Ratios</b></p>	<p>Add the following after Table 2-4:</p>
<p>Section 3.8.1/Page 3-40</p>	<p>Change the second sentence of the first paragraph from “The second holds the 32-bit program counter address of the faulted instruction.” to “The second holds the 32-bit program counter address of the faulted or interrupted instruction.”</p>
<p>Table 3-23/Page 3-44</p>	<p>The “Interrupt exception” entry’s description is outdated. Change from “Interrupt exception processing, with interrupt recognition and vector fetching, includes uninitialized and spurious interrupts as well as those where the requesting device supplies the 8-bit interrupt vector. Autovectoring can optionally be configured through the system interface module (SIM).” to “Please refer to Chapter 13 ‘Interrupt Controller.’”</p>
<p>Table 10-1/Page 10-3</p>	<p>Change table to <a href="#">Table 4</a> from this document.</p>

**Table 3. MCF5475RM Rev 2.1 Errata (continued)**

Location	Description																																																						
Section 10.2/Page 10-5	Insert the following section before section 10.2 "XL Bus Arbiter".																																																						
<b>10.2 PLL</b> <b>10.2.1 PLL Memory Map/Register Descriptions</b>																																																							
<b>Table 5. System PLL Memory Map</b>																																																							
<table border="1"> <thead> <tr> <th>MBAR Offset</th> <th>Name</th> <th>Byte0</th> <th>Byte1</th> <th>Byte2</th> <th>Byte3</th> <th>Access</th> </tr> </thead> <tbody> <tr> <td>0x300</td> <td>System PLL Control Register</td> <td colspan="4">SPCR</td> <td>R/W</td> </tr> </tbody> </table>	MBAR Offset	Name	Byte0	Byte1	Byte2	Byte3	Access	0x300	System PLL Control Register	SPCR				R/W																																									
MBAR Offset	Name	Byte0	Byte1	Byte2	Byte3	Access																																																	
0x300	System PLL Control Register	SPCR				R/W																																																	
<b>10.2.2 System PLL Control Register (SPCR)</b> The system PLL control register (SPCR) defines the clock enables used to control clocks to a set of peripherals. Unused peripherals can have their clock stopped, reducing power consumption. In addition, the SPCR contains a read-only bit for the system PLL lock status. At reset, the clock enables are set, enabling all system PLL gated output clocks.																																																							
<b>Figure 2. System PLL Control Register (SPCR)</b>																																																							
<b>Table 6. SPCR Field Descriptions</b>																																																							
<table border="1"> <thead> <tr> <th>Bits</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31</td> <td>PLLK</td> <td>System PLL Lock Status - Read-only lock status of the system PLL. 1 PLL has obtained frequency lock 0 PLL has not locked</td> </tr> <tr> <td>30-15</td> <td>—</td> <td>Reserved, should be cleared.</td> </tr> <tr> <td>14</td> <td>COREN</td> <td>Core &amp; Communications Sub-System Clock Enable - Controls clocks for the CF4 Core, System SRAM, CommBus Arbiter, I2C, Comm Timers, and External DMA modules</td> </tr> <tr> <td>13</td> <td>CRYENB</td> <td>Crypto Clock Enable B - Controls the fast clock to the SEC</td> </tr> <tr> <td>12</td> <td>CRYENA</td> <td>Crypto Clock Enable A - Controls the slow clock to the SEC</td> </tr> <tr> <td>11</td> <td>CAN1EN</td> <td>CAN1 Clock Enable</td> </tr> <tr> <td>10</td> <td>—</td> <td>Reserved, should be cleared.</td> </tr> <tr> <td>9</td> <td>PSCEN</td> <td>PSC Clock Enable - Controls clock for all PSC modules.</td> </tr> <tr> <td>8</td> <td>—</td> <td>Reserved, should be cleared.</td> </tr> <tr> <td>7</td> <td>USBEN</td> <td>USB Clock Enable</td> </tr> <tr> <td>6</td> <td>FEC1EN</td> <td>FEC1 Clock Enable</td> </tr> <tr> <td>5</td> <td>FEC0EN</td> <td>FEC0 Clock Enable</td> </tr> <tr> <td>4</td> <td>DMAEN</td> <td>Multi-channel DMA Clock Enable</td> </tr> <tr> <td>3</td> <td>CAN0EN</td> <td>CAN0 Clock Enable</td> </tr> <tr> <td>2</td> <td>FBEN</td> <td>FlexBus Clock Enable</td> </tr> <tr> <td>1</td> <td>PCIEN</td> <td>PCI Bus Clock Enable</td> </tr> <tr> <td>0</td> <td>MEMEN</td> <td>Memory Clock Enable - Controls clocks of the SDRAM controller module</td> </tr> </tbody> </table>	Bits	Name	Description	31	PLLK	System PLL Lock Status - Read-only lock status of the system PLL. 1 PLL has obtained frequency lock 0 PLL has not locked	30-15	—	Reserved, should be cleared.	14	COREN	Core & Communications Sub-System Clock Enable - Controls clocks for the CF4 Core, System SRAM, CommBus Arbiter, I2C, Comm Timers, and External DMA modules	13	CRYENB	Crypto Clock Enable B - Controls the fast clock to the SEC	12	CRYENA	Crypto Clock Enable A - Controls the slow clock to the SEC	11	CAN1EN	CAN1 Clock Enable	10	—	Reserved, should be cleared.	9	PSCEN	PSC Clock Enable - Controls clock for all PSC modules.	8	—	Reserved, should be cleared.	7	USBEN	USB Clock Enable	6	FEC1EN	FEC1 Clock Enable	5	FEC0EN	FEC0 Clock Enable	4	DMAEN	Multi-channel DMA Clock Enable	3	CAN0EN	CAN0 Clock Enable	2	FBEN	FlexBus Clock Enable	1	PCIEN	PCI Bus Clock Enable	0	MEMEN	Memory Clock Enable - Controls clocks of the SDRAM controller module	
Bits	Name	Description																																																					
31	PLLK	System PLL Lock Status - Read-only lock status of the system PLL. 1 PLL has obtained frequency lock 0 PLL has not locked																																																					
30-15	—	Reserved, should be cleared.																																																					
14	COREN	Core & Communications Sub-System Clock Enable - Controls clocks for the CF4 Core, System SRAM, CommBus Arbiter, I2C, Comm Timers, and External DMA modules																																																					
13	CRYENB	Crypto Clock Enable B - Controls the fast clock to the SEC																																																					
12	CRYENA	Crypto Clock Enable A - Controls the slow clock to the SEC																																																					
11	CAN1EN	CAN1 Clock Enable																																																					
10	—	Reserved, should be cleared.																																																					
9	PSCEN	PSC Clock Enable - Controls clock for all PSC modules.																																																					
8	—	Reserved, should be cleared.																																																					
7	USBEN	USB Clock Enable																																																					
6	FEC1EN	FEC1 Clock Enable																																																					
5	FEC0EN	FEC0 Clock Enable																																																					
4	DMAEN	Multi-channel DMA Clock Enable																																																					
3	CAN0EN	CAN0 Clock Enable																																																					
2	FBEN	FlexBus Clock Enable																																																					
1	PCIEN	PCI Bus Clock Enable																																																					
0	MEMEN	Memory Clock Enable - Controls clocks of the SDRAM controller module																																																					

**Table 3. MCF5475RM Rev 2.1 Errata (continued)**

Location	Description																								
Table 10-3/Page 10-9	Bits BA, DT, and AT: The 0 and 1 are switched. Setting each bit enables operation, while clearing disables operation. The 0 and 1 (or the corresponding descriptions) need to be swapped for all three bits.																								
Section 11.4.2/Page 11-9	Remove all text from bullet item #2 starting with "This scenario works for all pulses except..." This errata does not apply to this processor.																								
Section 13.1.1/Page 13-2	Correct the cross-reference link at top of page that reads "Section 3.8.1, 'Exception Stack Frame Definition.'"																								
Table 15-27/Page 15-26	In the bit 7-6, PAR1_E1MDC entry, change '11' bit setting description from: "E1MDC pin configured for FEC1 MDC function" to "E1MDC pin configured for FEC1 E1MDC function" to be consistent with rest of section.																								
Table 15-34/Page 15-33	Remove extraneous "/" from "DSPICS0//SS" in second sentence of the PAR_CS0 bit description.																								
Table 16-1/Page 16-2	Extend SSCR entry to include bytes 2 & 3 as well as bytes 0 and 1, since it is a 32 bit register.																								
Section 17.6.5.4.2/Page 17-25	Change "transfer start" to "address latch enable" in second sentence.																								
Section 21.5/Page 21-8	Split various 64-bit registers into two 32-bit registers labeled 'High' and 'Low' in memory map table as well as the following sections. Changed registers include: EUACR, SIMR, SISR, SICR, EUASR, CCPSR <sub>n</sub> .																								
Table 22-5/Page 22-8	<p>The JTAG IR codes are incorrect. Replace table with the following:</p> <table border="1"> <thead> <tr> <th>Instruction</th> <th>IR[5:0]</th> <th>Instruction Summary</th> </tr> </thead> <tbody> <tr> <td>EXTEST</td> <td>000000</td> <td>Selects boundary scan register while applying fixed values to output pins and asserting functional reset</td> </tr> <tr> <td>SAMPLE</td> <td>000001</td> <td>Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation</td> </tr> <tr> <td>IDCODE</td> <td>011101</td> <td>Selects IDCODE register for shift</td> </tr> <tr> <td>CLAMP</td> <td>011111</td> <td>Selects bypass while applying fixed values to output pins and asserting functional reset</td> </tr> <tr> <td>HIGHZ</td> <td>111101</td> <td>Selects bypass register while tri-stating all output pins and asserting functional reset</td> </tr> <tr> <td>ENABLE</td> <td>000010</td> <td>Selects TEST_CTRL register</td> </tr> <tr> <td>BYPASS</td> <td>111111</td> <td>Selects bypass register for data operations</td> </tr> </tbody> </table>	Instruction	IR[5:0]	Instruction Summary	EXTEST	000000	Selects boundary scan register while applying fixed values to output pins and asserting functional reset	SAMPLE	000001	Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation	IDCODE	011101	Selects IDCODE register for shift	CLAMP	011111	Selects bypass while applying fixed values to output pins and asserting functional reset	HIGHZ	111101	Selects bypass register while tri-stating all output pins and asserting functional reset	ENABLE	000010	Selects TEST_CTRL register	BYPASS	111111	Selects bypass register for data operations
Instruction	IR[5:0]	Instruction Summary																							
EXTEST	000000	Selects boundary scan register while applying fixed values to output pins and asserting functional reset																							
SAMPLE	000001	Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation																							
IDCODE	011101	Selects IDCODE register for shift																							
CLAMP	011111	Selects bypass while applying fixed values to output pins and asserting functional reset																							
HIGHZ	111101	Selects bypass register while tri-stating all output pins and asserting functional reset																							
ENABLE	000010	Selects TEST_CTRL register																							
BYPASS	111111	Selects bypass register for data operations																							
Section 22.4.3.4/Page 22-9	Remove section, as the TEST_LEAKAGE instruction is not supported.																								
Section 22.4.3.7/Page 22-9	Remove section, as the LOCKOUT_RECOVERY instruction is not supported.																								
Table 23-20/Page 23-22	Correct Base Address Mask Register 1 mnemonic from EREQMASK0 to EREQMASK1.																								
Section 23.3.4.2/Page 23-22	Correct overbar in first sentence. From "After $\overline{\text{DREQ}}$ is asserted, this register contains..." to "After DREQ is asserted, this register contains..."																								

**Table 3. MCF5475RM Rev 2.1 Errata (continued)**

Location	Description																		
Section 24.1.2/Page 24-3	<p>Add the following section after section 24.1.2:</p> <p><b>24.1.3 Comm Timer External Clock[7:0]</b>                      The comm timer external clock is the alternate clock signal and is provided by the user. The user must write a 1 to CTCR[S] in the variable channel and write a 1001 to CTCR[S] within the fixed channel to select this signal. If this signal is selected, all timing will be with respect to this clock signal. This signal is restricted to being half the frequency or less of the system bus clock.</p> <p style="text-align: center;"><b>Table 4-7. Comm Timers External Clock</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Timer Channel</th> <th>External Signal</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>TIN0</td> </tr> <tr> <td>1</td> <td>TIN1</td> </tr> <tr> <td>2</td> <td>TIN2</td> </tr> <tr> <td>3</td> <td>TIN3</td> </tr> <tr> <td>4</td> <td>PSC3BCLK</td> </tr> <tr> <td>5</td> <td>PSC2BCLK</td> </tr> <tr> <td>6</td> <td>PSC1BCLK</td> </tr> <tr> <td>7</td> <td>PSC0BCLK</td> </tr> </tbody> </table>	Timer Channel	External Signal	0	TIN0	1	TIN1	2	TIN2	3	TIN3	4	PSC3BCLK	5	PSC2BCLK	6	PSC1BCLK	7	PSC0BCLK
Timer Channel	External Signal																		
0	TIN0																		
1	TIN1																		
2	TIN2																		
3	TIN3																		
4	PSC3BCLK																		
5	PSC2BCLK																		
6	PSC1BCLK																		
7	PSC0BCLK																		
Table 24-2/Page 24-5	In the S bit description change the 1001 setting from “Reserved” to “External clock”																		
Table 24-3/Page 24-7	<p>The S bit field is incorrect. Bits 31-29 should be reserved, and only bit 28 should be the S bit. And the S bit description should be:</p> <p>Clock enable source select. Selects the clock rate for the fixed timer channels. The clock rate for the timer is the internal system clock divided by an 8-bit prescaler.</p> <p>1 External Clock                      0 Sysclk</p> <p><b>Note:</b> The external bus clock cannot be an faster than half the frequency of the system clock.</p>																		
Section 25.1/Page 25-1	Fix broken cross-reference to Figure 25-1.																		
Table 25-13/Page 25-20	In description of TXRDY change PSCTFALARM to PSCTFAR																		
Section 25.3.3.24/Page 25-30	Change bit 30 of PSCRFCR <sub>n</sub> /PSCTFCR <sub>n</sub> register to reserved, as the WFR field is only one-bit wide.																		
Table 25-30/Page 25-31	In description of ALARM change instance of “less than alarm bytes” to “more than alarm bytes” and change instance of “more than alarm bytes” to “less than alarm bytes”.																		
Figure 25-22/Page 25-33	Remove shading from W field as the PSCRFCR <sub>n</sub> and PSCTFCR <sub>n</sub> registers are R/W accessible.																		
Section 25.4/Page 25-44	<p>Add section 15.3.7 “PSC FIFO System” from the <i>MPC5200 User’s Manual</i> to before section 26.4.9 “Looping Modes.” Change the following text to apply to the MCF547x:</p> <p>MPC5200 → MCF5477x                      BestComm → Multichannel DMA                      MR1 → PSCMR1<sub>n</sub>                      SR → PSCSR<sub>n</sub>                      ORERR → ERR</p>																		
Figure 26-1/Page 26-1	Change IFDR to I2FDR and IADR to I2ADR in figure.																		
Section 26.3.2.1/Page 26-3	Change instances of I2AR to I2ADR.																		
Section 26.3.2.3/Page 26-5	Change I2ICR to I2CR throughout section.																		
Chapter 26	After section 26.3.2.4, change instances of R/W to R/ $\bar{W}$ throughout chapter.																		

**Table 3. MCF5475RM Rev 2.1 Errata (continued)**

Location	Description
Section 27.6.1/Page 27-5	Remove instances of MDIS bit as it is not present on this version of the DSPI.
Table 28-3/Page 28-13	USBCR[APPLOCK] bit description, the bit setting numbers are incorrect. When cleared (0), APPLOCK is deasserted. When set (1), APPLOCK is asserted.
Table 28-29/Page 28-33	Endpoint status register's PSTALL entry: the last sentence should be "Setting this bit also sets USBISR[EPSTALL]." instead of "Setting this bit also sets USBISR[EPHALT]."
Table 28-37/Page 28-39	EPnISR[EOT] bit description, add a note to the last sentence of the first paragraph stating "The EOT interrupt will not assert for an isochronous OUT packet that experiences a PID sequencing error."
Section 28.4.3.1/Page 28-54	<p>Add a section below USB Packets entitled "Handshakes" with the following paragraphs:</p> <p>"The USB device will return a NYET handshake packet to an OUT transaction if there is already data present in the FIFO and there are less than 2*MAXPACKETSIZE bytes free in the FIFO.</p> <p>In cases where the FIFO depth is larger than 2*MAXPACKETSIZE (i.e. 3x or 4x), the following behavior will occur. If after a transfer that returned a NYET handshake there is at least 1*MAXPACKETSIZE of free space in the FIFO, the device will ACK the first PING request from the host and accept another MAXPACKETSIZE transfer from the host. The device will again send a NYET handshake.</p> <p>The only time the device will NAK a PING is when there is less than 1*MAXPACKETSIZE of free space in the FIFO."</p>
Table 29-41/Page 29-45	<p>Change bit description of the FECFRST[SW_RST] bit to "Software Reset - This bit controls the soft reset of the FEC FIFOs. A soft reset will reset the FIFO pointers and byte counters but not the status and control registers. To cause a soft reset this bit should be set and then cleared by application software."</p> <p>Change bit description of the FECFRST[RST_CTL] bit to "Reset control - Setting this bit allows the FEC controller to perform a soft reset of the FIFOs when the FEC is disabled (ECR[ETHER_EN] cleared)."</p>
Table 30-1/Page 30-1	<p>Add column to indicate whether the signal has a pull-up resistor.</p> <p>These signals have a pull-up resistor at all times: DSCLK/TRST, BKPT/TMS, DSI/TDI</p> <p>These signals have a pull-up resistor whenever configured for general-purpose input (default state after reset): PCIBR[4:3], PCIGNT[4:3], E1MDIO, E1MDC, E1TXCLK, E1TXEN, E1TXD[3:0], E1COL, E1RXCLK, E1RXDV, E1RXD[3:0], E1CRS, E1TXER, E1RXER</p>
Table 30-1/Page 30-1	Ball P3 should be SD_VDD instead of EVDD.
Table 30-1/Page 30-1	<p>The GPIO bit number for each of the UART control signals are incorrect for Table 30-1. However, they are correct for Table 2-1:</p> <ul style="list-style-type: none"> <li>• Y23/PSC1RTS pin: Change GPIO entry from PPSCL7 to PPSC1PSC06.</li> <li>• AB23/PSC3RTS pin: Change GPIO entry from PPSCH7 to PPSC3PSC26.</li> <li>• AB26/PSC0RTS pin: Change GPIO entry from PPSCL3 to PPSC1PSC02.</li> <li>• AC19/PSC2CTS pin: Change GPIO entry from PPSCH2 to PPSC3PSC23.</li> <li>• AD26/PSC2RTS pin: Change GPIO entry from PPSCH3 to PPSC3PSC22.</li> <li>• AE23/PSC0CTS pin: Change GPIO entry from PPSCL2 to PPSC1PSC03.</li> <li>• AF23/PSC3CTS pin: Change GPIO entry from PPSCH6 to PPSC3PSC27.</li> <li>• AF25/PSC1CTS pin: Change GPIO entry from PPSCL6 to PPSC1PSC07.</li> </ul>

**Table 3. MCF5475RM Rev 2.1 Errata (continued)**

Location	Description
Table 30-1/Page 30-5	Remove overbar from $\overline{ALE}$ at location AD6.
Table 30-1/Page 30-7	<ul style="list-style-type: none"> <li>• Replace PPSCLn entries under the GPIO column with PPSC1PSC0n. There is no PPSC L port.</li> <li>• Replace PPSCHn entries under the GPIO column with PPSC3PSC2n. There is no PPSCH port.</li> </ul>
Figure 30-3/Page 30-11	Remove overbar from $\overline{ALE}$ at location AD6.
Figure 30-7/Page 30-15	Remove overbar from $\overline{ALE}$ at location AD6.
Figure 30-11/Page 30-19	Remove overbar from $\overline{ALE}$ at location AD6.

## 5 Revision History

Table 8 provides a revision history for this document.

**Table 8. Revision History Table**

Rev. Number	Substantive Changes	Date of Release
0	Initial release. <ul style="list-style-type: none"> <li>• Added ball P3 errata</li> <li>• Added DSPI MDIS errata</li> <li>• Added four USB chapter errata: USB CR[APPLOCK], PSTALL, EPnISR[EOT], and handshakes section addition.</li> <li>• Added SDDATA and SDADDR errata.</li> <li>• Added I2ICR→I2CR errata.</li> <li>• Added MAPBGA→PBGA errata.</li> </ul>	08/2005
1	Added many errata: <ul style="list-style-type: none"> <li>• Add/remove overbars to Table 2-1 &amp; 2-2</li> <li>• Correct ALE signal name, and remove overbars throughout</li> <li>• Fix clock divide ratio tables</li> <li>• Add clock frequency correlation figure</li> <li>• Add PLL memory map section</li> <li>• Removal of GPT errata</li> <li>• Removal of extra "/" in PAR_CS0 bit description</li> <li>• Add section regarding Comm Timer external clock</li> <li>• Change CTCRn[S] bit description and diagram</li> <li>• Figure 25-1 broken cross-reference</li> <li>• Correct PSCISRn[TXRDY] and PSCRFSRn, PSCTFSRn[ALARM] descriptions</li> <li>• Make PSCRFARn and PSCTFARn register diagrams R/W</li> <li>• Add section from MPC5200UM</li> <li>• Change I2AR → I2ADR</li> <li>• Change R/W → R/W_b</li> <li>• Change FECFRST[SW_RST,RST_CTL] bit descriptions</li> </ul>	09/2005

**Table 8. Revision History Table (continued)**

Rev. Number	Substantive Changes	Date of Release
2	<ul style="list-style-type: none"> <li>• Added PPSCL<math>n</math> and PPSCL<math>n</math> errata for Table 2-2 and Table 30-1</li> <li>• Added UART control signal's GPIO bit number errata in Table 2-2 and Table 30-1</li> <li>• Added JTAG IR codes errata</li> <li>• Added PAR_E1MDC bit description errata.</li> <li>• Added interrupt exception description errata in the ColdFire core chapter.</li> <li>• Added broken cross-reference at beginning of Chapter 13.</li> <li>• Added exception stack frame's second longword clarification.</li> <li>• Added I<sup>2</sup>C block diagram's register-naming errata.</li> <li>• Added DMA Base Address Mask Register 1 mnemonic errata.</li> <li>• Added extraneous overbar in DMA chapter.</li> </ul>	12/2005
3	<ul style="list-style-type: none"> <li>• Added XARB_CFG[BA,DT,AT] bit setting errata.</li> <li>• Added SSCR register width errata.</li> <li>• Added SEC 64-bit registers errata.</li> <li>• Added PSCRFCR<math>n</math>/PSCTFCR<math>n</math>[30] bit errata.</li> </ul>	1/2006
<b>The following errata were added to Rev 3 of the MCF5475RM</b>		
4	<ul style="list-style-type: none"> <li>• Added errata regarding minimum system clock for proper operation of the USB controller.</li> <li>• Added FIFO controller chapter errata.</li> <li>• Added Comm Timer External Clock table errata.</li> <li>• Added note regarding register access until USB is stable errata.</li> <li>• Added EP<math>n</math>OUTSR and EP<math>n</math>INSR bit field description errata.</li> <li>• Added EP<math>n</math>ISR bit field description errata.</li> </ul>	7/2006
<b>The following errata were added to Rev 4 of the MCF5475RM</b>		
4.1	<ul style="list-style-type: none"> <li>• Added extraneous and missing overbars errata to signals table and pinout diagrams.</li> <li>• Added USBVBUS errata.</li> <li>• Added FEC MIB counter memory map errata.</li> <li>• Added internal termination figure errata for longword write bursts.</li> <li>• Added FlexBus chapter wait states errata.</li> <li>• Added interrupt level/priority table.</li> <li>• Added USB Device Requests step 5 errata.</li> <li>• Added PSC examples errata.</li> <li>• Added GSR<math>n</math> and SSR<math>n</math> register access errata.</li> <li>• Added clocking options table errata.</li> <li>• Added E1MDIO and E1MDC signal table errata.</li> <li>• Added AD3 bit setting errata in overview chapter.</li> <li>• Added cache initialization sequence errata.</li> </ul>	5/2007
5	<ul style="list-style-type: none"> <li>• Added package drawing errata.</li> <li>• Added RNG caution and note.</li> <li>• Added DSPI FIFO size errata.</li> <li>• Added PSC PSCRFCR and PSCRFCR register size and example settings errata.</li> <li>• Added MCF5475RM rev 5 section.</li> </ul>	4/2009





## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### E-mail:

[support@freescale.com](mailto:support@freescale.com)

### USA/Europe or Locations Not Listed:

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009. All rights reserved.

MCF5475RMAD  
Rev. 5  
4/2009