i.MX35 (MCIMX35) Multimedia Applications Processor Reference Manual

Supports
i.MX35 (MCIMX35)

MCIMX35RM
Rev. 3
11/2010

freescale™
semiconductor

How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Document Number: MCIMX35RM
Rev. 3, 11/2010

freescale™
semiconductor

Contents

Contents

Contents

Contents

Contents

Contents

Contents

Contents

Chapter 20
Enhanced Secured Digital Host Controller Version 2 (eSDHCv2)

Contents

Chapter 21
Enhanced SDRAM Controller (ESDRAMC)

Contents

Contents

Chapter 24
Controller Area Network (FlexCAN)

Contents

Contents

Chapter 28
Inter IC Module (I2C)

Contents

Contents

Chapter 31
Image Processing Unit (IPU)

Contents

Contents

Contents

Chapter 36
MediaLB Device Module (MLB)

Contents

Contents

Contents

Contents

Contents

Contents

Contents

Contents

Contents

Contents

Contents

Contents

i.MX35 (MCIMX35) Multimedia Applications Processor Reference Manual Book I

Rev. 3
11/2010

Chapter 1
IC Architecture Overview

This chapter introduces the i.MX35 architecture.

1.1 i.MX35 Overview

The MCIMX35 platform is intended to support the following:

- External connectivity via Bluetooth
- Multistandard audio playback
- Multistandard video playback of 30 fps at QVGA (320 x 240) resolution
- Open OS support (Linux, WinCE, QNX, other auto RTOS)

The i.MX35 is partitioned into two major subsystems as shown in Figure 1-1: the ARM1136 platform, and the SDMA platform with external memory interface (EMI).



Figure 1-1. i.MX35 High-Level Block Diagram

1.1.1 Key Features

The i.MX35 ARM1136 platform is based on the ARM1136 platform. The ARM1136 platform has the following features:

- ARM1136JF-S processor
- 16-Kbyte level-one (L1) instruction cache
- 16-Kbyte L1 data cache
- 128-Kbyte level-two (L2) cache
- Vector floating point unit (VFP11)
- Maximum frequency of the core (including VFP11), L1, and L2 caches is:
  - 400 MHz at 1.2 V minimum
  - 532 MHz at 1.55 V minimum

To boost the multimedia performance, the following hardware accelerators are integrated:

- Image processing unit (IPU)
- 2-D graphics accelerator

Security functions are enabled and accelerated by the following hardware:

- Secure JTAG controller (SJC). Protects JTAG from debug port attacks by regulating or blocking access to the system debug features.
- Real-time integrity checker type2 (RTICv3). RTIC type1, enhanced with SHA-256 engine.
- Secure RAM module and security monitor (SCC), providing 2 Kbytes of secure storage of sensitive information in both on-chip and off-chip RAM, non-volatile memory
- High assurance boot (HAB) with SHA-256
- Random number generator controller (RNGC) capable of generating 32-bit random numbers

The memory system consists of the following levels:

- Level-1 cache
  - Instruction (16 Kbytes)
  - Data (16 Kbytes)
- Level-2 cache
  - Unified instruction and data (128 Kbytes)
- Level-2 memory
  - Boot ROM, including HAB (32 Kbytes)
  - Internal SRAM (128 Kbytes)
  - Secure RAM (2 Kbytes)

The i.MX35 is built around the following system buses:

- 64-bit AMBA AHB 2.0 (AHB-64)—Used by most of the high bandwidth bus master peripherals, such as IPU and GPU2D.
- 32-bit AMBA AHB 2.0 (AHB)—Used by most of the bus master peripherals, such as SDMA, RTICv3, USB, EMI, and so forth; see the block diagram for the complete list.
- 32-bit IP bus—Used for control (and slow data traffic) of most of the SoC peripheral devices.

The i.MX35 enables the following interfaces to external devices:

- Two CAN interfaces
- One CE-ATA interface
- Two SDIO 2.0/MMC 4.2 interfaces (up to 416 Mbps each)
- Two CSPI (up to 52 Mbps each)
- DDR2 and 32 bit SDRAM (up to 133 MHz)
- Enhanced serial audio interface (ESAI)
- Ethernet 10/100 Mbps
- Flash controller—MLC/SLC, NAND, and NOR
- GPIO with interrupt capabilities

- Three I^2C (up to 400 Kbps each)
- Secure JTAG
- Keypad port
- Memory Stick PRO
- Media local bus (MLB) interface
- 1-Wire module
- Parallel camera sensor (4/8/10/16-bit data port for video color models YCC, YUV, 30 MPixels/s)
- Parallel display (primary up to 24-bit, 1024 x 1024)
- P-ATA (up to 66 Mbytes/s)
- PWM
- S/PDIF transceiver
- Two SSIs
- Three UARTs (up to 4.0 Mbps each)
- One USB 2.0 Host (up to 480 Mbps) with FS PHY
- One USB 2.0 OTG (up to 480 Mbps) controller with HS OTG PHY

1.2 Architecture Overview

1.2.1 Functional Domains Overview

The i.MX35 consists of the following major subsystems:

- ARM1136 platform
- SDMA Platform and EMI

1.2.1.1 ARM1136 Platform Overview

The ARM1136 platform is responsible for running the operating system and applications software, providing the user interface, and supplying access to integrated and external peripherals. The look and feel of the device depends on the software running on this processor, ultimately tying market acceptance to the availability of a wide variety of off-the-shelf, third-party software and development tools. Over the past couple of years, the ARM CPU family has emerged as the de facto standard for mobile application processors. To leverage this growing software base, the ARM1136 platform is based on the ARM architecture. With high-frequency operation and coupled with an L2 cache, the ARM1136 platform achieves multimedia and graphics performance to meet the targets for this market. The ARM1136 platform is built around an ARM1136JF-S core with 16-Kbyte instruction and 16-Kbyte data L1 caches, an MMU, a 128-Kbyte L2 cache, a multi-ported crossbar switch, and advanced debug and trace interfaces.

The ARM11 core is intended to operate at a maximum frequency of 532 MHz to support the required multimedia use cases, such as concurrent video playback CIF at 30 fps and MP3 audio decode. Furthermore, an image processing unit is integrated into the ARM1136 platform to offload the ARM11 core from performing functions such as color-space conversion, image rotation and scaling, graphics overlay, and pre- and post-processing.

Peripheral functionality belonging to the ARM1136 platform includes the user interface, connectivity, display, security, and memory interfaces, and 128 Kbytes of multipurpose SRAM. This SRAM can be used as audio RAM, scratch-pad RAM by the ARM11, or it can be accessed by the IPU for use as a display buffer for partial display refresh during deep sleep mode (DSM).

1.2.1.2 SDMA Platform and EMI Overview

The SDMA platform is composed of the SDMA peripherals, a Smart DMA engine (SDMA), and a number of miscellaneous modules. For maximum flexibility, some peripherals are directly accessible by the SDMA engine.

The external memory subsystem represents a significant investment in chipset cost and board area. High-performance processors such as the ARM11 require a significant amount of bus bandwidth to achieve their maximum potential. The challenge here is to maximize the performance while minimizing the bandwidth. To achieve that, the i.MX35 includes a hierarchical memory architecture including L1 caches, unified L2 cache and M2 memory. This reduces the bandwidth demands for the external bus and external memory. The external memory subsystem supports a flexible external memory system, including support for SDRAM (SDR and DDR) and NAND Flash.

1.2.2 Advanced Power Management Overview

To address the continuing need to reduce power consumption, the following techniques have been incorporated into the i.MX35 processor:

- Clock gating
- Power gating
- Power-optimized synthesis
- Well biasing
- Dynamic process and temperature compensation (DPTC)
- Dynamic voltage and frequency scaling (DVFS)

By inserting gating into the clock paths, unused portions of the chip can be disabled. Since static CMOS logic consumes only leakage power, significant power savings can be realized. The i.MX35 clock gating is inserted both manually on a large functional block basis and automatically within the blocks during logic synthesis. Synthesis tools are not only capable of inserting clock gates automatically, but they can also be instructed to minimize power consumption of logic through gate substitution and rearranging of terms to minimize unnecessary transitions. The i.MX35 integrates both clock gating and power optimization into the synthesis design flow.

Well biasing is applying a voltage that is greater than Vdd to the nwells and lower than Vss to the pwells. The effect of applying this well back bias voltage is to reduce the subthreshold channel leakage. For the 90-nm digital process, it is estimated that the subthreshold leakage will be reduced by a factor of 10 over the nominal leakage.

Additionally, the supply voltage for internal logic can be reduced from 1.4 V to 1.2 V to 1.0 V during periods of inactivity.

1.2.3 Modules Inventory

Table 1-1 describes the ARM1136 core.

Table 1-1. i.MX35 Cores

Core Acronym	Core Name	Brief Description	Integrated Memory Includes
ARM11 or ARM1136	ARM1136 platform and memory	The ARM1136 platform consists of the ARM1136JF-S™ core, the ETM real-time debug modules, a 6 × 5 multilayer AHB crossbar switch, and a “primary AHB” complex.	• 16-Kbyte instruction L1 cache • 16-Kbyte data L1 cache • 128-Kbyte L2 cache • 32-Kbyte ROM • 128-Kbyte RAM

Table 1-2 provides summary descriptions of the modules on the chip and their functionality, as well as names of the subsystem platforms to which they belong.

Table 1-2. Digital and Analog Modules

Block Mnemonic	Block Name	Domain[a]	Subsystem	Brief Description	Chapter
1-WIRE	1-Wire interface	ARM	ARM1136 platform peripherals	1-Wire provides the communication line to a 1-Kbit add-only memory. The interface can send or receive 1 bit at a time.	Chapter 9, “1-Wire Module (1-Wire)”
ASRC	Asynchronous sample rate converter	SDMA	Connectivity peripherals	The ASRC is designed to convert the sampling rate of a signal associated to an input clock into a signal associated to a different output clock. It supports concurrent sample rate conversion of about – 120 dB THD + N. The sample rate conversion of each channel is associated to a pair of incoming and outgoing sampling rates.	Chapter 10, “Asynchronous Sample Rate Converter (ASRC)”
ATA	ATA module	SDMA	Connectivity peripherals	The ATA block is an AT attachment host interface. Its main use is to interface with IDE hard disk drives and ATAPI optical disk drives. It interfaces with the ATA device over a number of ATA signals.	Chapter 11, “Advanced Technology Attachment (ATA)”
AUDMUX	Digital audio mux	ARM	Multimedia peripherals	The AUDMUX is a programmable interconnect for voice, audio, and synchronous data routing between host serial interfaces (SSIs) and peripheral serial interfaces (audio codecs). The AUDMUX has two sets of interfaces: internal ports to on-chip peripherals, and external ports to off-chip audio devices. Data is routed by configuring the appropriate internal and external ports.	Chapter 12, “Digital Audio Multiplexer (AUDMUX)”
CAN(2)	CAN module	ARM	Connectivity peripherals	The CAN protocol is primarily designed as a vehicle serial data bus running at 1 Mbps.	Chapter 24, “Controller Area Network (FlexCAN)”

Table 1-2. Digital and Analog Modules (continued)

Block Mnemonic	Block Name	Domain[a]	Subsystem	Brief Description	Chapter
CCM	Clock control module	ARM	Clocks	This block generates all clocks for the peripherals in the SDMA platform. The CCM also manages ARM1136 platform low-power modes (WAIT, STOP), disabling peripheral clocks appropriately for power conservation, and provides alternate clock sources for the ARM1136 and SDMA platforms.	Chapter 14, "Clock Controller Module (CCM)"
CSPI(2)	Configurable serial peripheral interface	SDMA, ARM	Connectivity peripherals	This module is a serial interface equipped with data FIFOs (first in first out). Each master/slave-configurable SPI module is capable of interfacing to both serial port interface master and slave devices. The CSPI ready (SPI_RDY) and slave select (SS) control signals enable fast data communication with fewer software interrupts.	Chapter 16, "Configurable Serial Peripheral Interface (CSPI)"
EMI	External memory interface	SDMA	External memory interface	The EMI module provides access to external memory for the ARM and other masters. It is composed of the following main submodules: • M3IF provides arbitration between multiple masters requesting access to the external memory. • The SDRAM CTRL interfaces to DDR2 and SDR interfaces. • NANDFC provides an interface to NAND Flash memories. • The WEIM interfaces to NOR flash and PSRAM.	Chapter 17, "External Memory Interface (EMI)"
EPIT(2)	Enhanced periodic interrupt timer	ARM	Timer peripherals	Each EPIT is a 32-bit "set and forget" timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler to adjust the input clock frequency to the required time setting for the interrupts, and the counter value can be programmed on the fly.	Chapter 18, "Enhanced Periodic Interrupt Timer (EPIT)"
ESAI	Enhanced serial audio interface	SDMA	Connectivity peripherals	The enhanced serial audio interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other DSPs. The ESAI consists of independent transmitter and receiver sections, each with its own clock generator.	Chapter 19, "Enhanced Serial Audio Interface (ESAI)"

Table 1-2. Digital and Analog Modules (continued)

Block Mnemonic	Block Name	Domain[a]	Subsystem	Brief Description	Chapter
eSDHCv2 (3)	Enhanced secure digital host controller	ARM	Connectivity peripherals	The eSDHCv2 consists of four main modules: CE-ATA, MMC, SD and SDIO. CE-ATA is a hard drive interface that is optimized for embedded applications of storage. The multimedia card (MMC) is a universal, low-cost, data storage and communication media for applications such as electronic toys, organizers, PDAs, and smartphones. The secure digital (SD) card is an evolution of MMC and is specifically designed to meet the security, capacity, performance, and environment requirements inherent in emerging audio and video consumer electronic devices. SD cards are categorized into memory and I/O. A memory card enables a copyright protection mechanism that is compatible with with the SDMI security standard. SDIO cards provide high-speed data I/O (such as wireless LAN via SDIO interface) with low-power consumption.	Chapter 20, "Enhanced Secured Digital Host Controller (eSDHC)"
FEC	Ethernet	SDMA	Connectivity peripherals	The Ethernet media access controller (MAC) is designed to support both 10- and 100-Mbps Ethernet/IEEE 802.3® networks. An external transceiver interface and transceiver function are required to complete the interface to the media.	Chapter 23, "Fast Ethernet Controller (FEC)"
GPIO(3)	General purpose I/O modules	ARM	Pins	Used for general purpose input/output to external ICs, each GPIO module supports 32 bits of I/O.	Chapter 25, "General Purpose Input/ Output Module (GPIO)"
GPT	General purpose timers	ARM	Timer peripherals	Each GPT is a 32-bit "free-running" or "set-and-forget" mode timer with a programmable prescaler and compare and capture registers. A timer counter value can be captured using an external event and can be configured to trigger a capture event on either the leading or trailing edge of an input pulse. When the timer is configured to operate in set-and-forget mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock.	Chapter 26, "General Purpose Timer (GPT)"
GPU2D	Graphics processing unit 2Dv1	ARM	Multimedia peripherals	This module accelerates 2-D graphics performance.	Chapter 27, "Graphics Processing Unit (GPU)"

Table 1-2. Digital and Analog Modules (continued)

Block Mnemonic	Block Name	Domain[a]	Subsystem	Brief Description	Chapter
I^2C(3)	I^2C module	ARM	ARM1136 platform peripherals	Inter-integrated circuit (I^2C) is an industry-standard, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. I^2C is suitable for applications requiring occasional communications over a short distance among many devices. The interface operates at up to 100 kbps with maximum bus loading and timing. The I^2C system is a true multiple-master bus, with arbitration and collision detection that prevent data corruption if multiple devices attempt to control the bus simultaneously. This feature supports complex applications with multiprocessor control and can be used for rapid testing and alignment of end products through external connections to an assembly-line computer.	Chapter 28, "Inter IC Module (I2C)"
IIM	IC identification module	ARM	Security modules	The IIM provides the primary user-visible mechanism for interfacing with on-chip fuse elements. Among the uses for the fuses are unique chip identifiers, mask revision numbers, cryptographic keys, and various control signals requiring a fixed value.	Chapter 29, "IC Identification Module (IIM)"
IOMUX	External signals and pin multiplexing	ARM	Pins	Each I/O multiplexer provides a flexible, scalable multiplexing solution with the following features: • Up to eight output sources multiplexed per pin • Up to four destinations for each input pin • Unselected input paths held at constant levels for reduced power consumption	Chapter 4, "External Signals and Pin Multiplexing"
IPUv1	Image processing unit	ARM	Multimedia peripherals	The IPU supports video and graphics processing functions. It also provides the interface for image sensors and displays. The IPU performs the following main functions: • Preprocessing of data from the sensor or from the external system memory • Postprocessing of data from the external system memory • Post-filtering of data from the system memory with support of the MPEG-4 (both deblocking and deringing) and H.264 postfiltering algorithms • Displaying video and graphics on a synchronous (dumb or memory-less) display • Displaying video and graphics on an asynchronous (smart) display • Transferring data between IPU sub-modules and to/from the system memory with flexible pixel reformatting	Chapter 31, "Image Processing Unit (IPU)"
KPP	Keypad port	ARM	Connectivity peripherals	Can be used for either keypad matrix scanning or general purpose I/O.	Chapter 33, "Keypad Port (KPP)"

Table 1-2. Digital and Analog Modules (continued)

Block Mnemonic	Block Name	Domain[a]	Subsystem	Brief Description	Chapter
MLB	Media local bus	ARM	Connectivity peripherals	The MLB is designed to interface to an automotive MOST ring.	Chapter 36, "MediaLB Device Module (MLB)"
OSCAUD	OSC audio reference oscillator	Analog	Clock	The OSCAUDIO oscillator provides a stable frequency reference for the PLLs. This oscillator is designed to work in conjunction with an external 24.576-MHz crystal.	—
OSC24M	OSC24M—24-MHz reference oscillator	Analog	Clock	The signal from the external 24-MHz crystal is the source of the CLK24M signal fed into USB PHY as the reference clock and to the real-time clock (RTC).	—
PWM	Pulse-width modulator	ARM	ARM1136 platform peripherals	The pulse-width modulator (PWM) has a 16-bit counter and is optimized to generate sound from stored sample audio images. The PWM can also generate tones. It uses 16-bit resolution and a 4 × 16 data FIFO to generate sound.	Chapter 40, "Pulse-Width Modulator (PWM)"
RTC	Real-time clock	ARM	Clocks	Provides the ARM1136 platform with a clock function (days, hours, minutes, seconds) and includes alarm, sampling timer, and minute stopwatch capabilities.	Chapter 41, "Real Time Clock (RTC)"
SDMA	Smart DMA engine	SDMA	System controls	The SDMA provides DMA capabilities inside the processor. It is a shared module that implements 32 DMA channels and has an interface to connect to the ARM1136 platform subsystem, EMI interface, and the peripherals.	Chapter 42, "Smart Direct Memory Access (SDMA) Controller"
SJC	Secure JTAG controller	ARM	Pins	The secure JTAG controller (SJC) provides debug and test control with maximum security.	Chapter 44, "Secure JTAG Controller (SJC)"
SPBA	SDMA peripheral bus arbiter	SDMA	System controls	The SPBA controls access to the SDMA peripherals. It supports shared peripheral ownership and access rights to an owned peripheral.	Chapter 45, "Shared Peripheral Bus Arbiter (SPBA)"
S/PDIF	Serial audio interface	SDMA	Connectivity peripherals	Sony/Philips digital transceiver interface	Chapter 43, "Sony/Philips Digital Interface (SPDIF)"
SSI(2)	Synchronous serial interface	SDMA, ARM(2)	Connectivity peripherals	The SSI is a full-duplex serial port that allows the processor connected to it to communicate with a variety of serial protocols, including the Freescale Semiconductor SPI standard and the I^2C sound (I^2S) bus standard. The SSIs interface to the AUDMUX for flexible audio routing.	Chapter 46, "Synchronous Serial Interface (SSI)"

Table 1-2. Digital and Analog Modules (continued)

Block Mnemonic	Block Name	Domain[a]	Subsystem	Brief Description	Chapter
UART(3)	Universal asynchronous receiver/ transmitters	SDMA	Connectivity peripherals	Each UART provides serial communication capability with external devices through an RS-232 cable using the standard RS-232 non-return-to-zero (NRZ) encoding format. Each module transmits and receives characters containing either 7 or 8 bits (program-selectable). Each UART can also provide low-speed IrDA compatibility through the use of external circuitry that converts infrared signals to electrical signals (for reception) or transforms electrical signals to signals that drive an infrared LED (for transmission).	Chapter 47, "Universal Asynchronous Receiver/ Transmitter (UART)"
USBOH	High-speed USB on-the-go	SDMA	Connectivity peripherals	The USB module provides high performance USB on-the-go (OTG) functionality (up to 480 Mbps), compatible with the USB 2.0 specification, the OTG supplement, and the ULPI 1.0 low pin count specification. The module has DMA capabilities handling data transfer between internal buffers and system memory.	Chapter 48, "Universal Serial Bus OTG and Host (USBOH)"
WDOG	Watchdog modules	ARM	Timer peripherals	Each module protects against system failures by providing a method of escaping from unexpected events or programming errors. Once activated, the timer must be serviced by software on a periodic basis. If servicing does not take place, the watchdog times out and then either asserts a system reset signal or an interrupt request signal, depending on the software configuration.	Chapter 49, "Watchdog Timer (WDOG)"

a. ARM = ARM1136 platform, SDMA = SDMA platform

Chapter 2
Memory Map

The i.MX35 memory design is hierarchical, with two levels of cache between the microprocessors and the external memory.

The memory map is dependent on how peripherals are connected to the advanced high-performance bus (AHB) and IP (AIPS) interface, and on how decoding is performed in the AHB domain.

This chapter is organized as follows:

- "Section 2.1, "System Memory Map," describes the system memory map.
- "Section 2.2, "SDMA Peripheral Memory Map," describes the SDMA master IP bus peripheral memory map.

NOTE

All addresses referenced are physical addresses.

2.1 System Memory Map

Table 2-1 shows the system memory map for the i.MX35.

Table 2-1. System Memory Map

Address Range		Size	Region
Start	End		
0x0000_0000	0x0000_3FFF	16 Kbytes	ROM (32KB)
0x0000_4000	0x0040_3FFF	4 Mbytes	Reserved
0x0040_4000	0x0040_7FFF	16 Kbytes	ROM (32KB)
0x0040_8000	0x0FFF_FFFF	252 Mbytes (minus 32 Kbytes)	Reserved
0x1000_0000	0x1001_FFFF	128 Kbytes	Internal RAM
0x1002_0000	0x1FFF_FFFF	256 Mbytes (minus 128 Kbytes)	Reserved for RAM aliasing
0x2000_0000	0x2FFF_FFFF	256 Mbytes	Graphics processing unit (GPU2D)
0x3000_0000	0x3FFF_FFFF	256 Mbytes	L2 cache controller (L2CC) configuration registers
0x4000_0000	0x43EF_FFFF	63 Mbytes	Reserved
0x43F0_0000	0x43F0_3FFF	16 Kbytes	ARM IP bus (AIPS) 1 control registers
0x43F0_4000	0x43F0_7FFF	16 Kbytes	ARM1136 platform MAX
0x43F0_8000	0x43F0_BFFF	16 Kbytes	ARM1136 platform event monitor (EVTMON)

Table 2-1. System Memory Map (Continued)

Address Range		Size	Region
Start	End		
0x43F0_C000	0x43F0_FFFF	16 Kbytes	ARM1136 platform clock control (CLKCTL)
0x43F1_0000	0x43F1_3FFF	16 Kbytes	ARM1136 platform embedded trace buffer (ETB) Registers
0x43F1_4000	0x43F1_7FFF	16 Kbytes	ARM1136 platform ETB memory
0x43F1_8000	0x43F1_BFFF	16 Kbytes	ARM1136 platform embedded cross trigger (ECT)
0x43F1_C000	0x43F7_FFFF	400 Kbytes	Reserved
0x43F8_0000	0x43F8_3FFF	16 Kbytes	Inter IC (I^2C)-1
0x43F8_4000	0x43F8_7FFF	16 Kbytes	I^2C-3
0x43F8_8000	0x43F8_BFFF	16 Kbytes	Reserved
0x43F8_C000	0x43F8_FFFF	16 Kbytes	Reserved
0x43F9_0000	0x43F9_3FFF	16 Kbytes	Universal asynchronous receiver/transmitter (UART)-1
0x43F9_4000	0x43F9_7FFF	16 Kbytes	UART-2
0x43F9_8000	0x43F9_BFFF	16 Kbytes	I^2C-2
0x43F9_C000	0x43F9_FFFF	16 Kbytes	1-Wire (OWIRE)
0x43FA_0000	0x43FA_3FFF	16 Kbytes	Synchronous serial interface (SSI)-1
0x43FA_4000	0x43FA_7FFF	16 Kbytes	Configurable serial peripheral interface (CSPI)-1
0x43FA_8000	0x43FA_BFFF	16 Kbytes	Keypad port (KPP)
0x43FA_C000	0x43FA_FFFF	16 Kbytes	Input-output multiplexer (IOMUXC)
0x43FB_0000	0x43FB_3FFF	16 Kbytes	Reserved
0x43FB_4000	0x43FB_7FFF	16 Kbytes	Reserved
0x43FB_8000	0x43FB_BFFF	16 Kbytes	ECT for AIPS1
0x43FB_C000	0x43FB_FFFF	16 Kbytes	ECT for AIPS2
0x43FC_0000	0x43FF_FFFF	256 Kbytes	Reserved AIPS 1 off platform slots
0x4400_0000	0x4FFF_FFFF	192 Mbytes	Reserved
0x5000_0000	0x5000_3FFF	16 Kbytes	Shared peripheral bus arbiter (SPBA) base address
0x5000_4000	0x5000_7FFF	16 Kbytes	Reserved
0x5000_8000	0x5000_BFFF	16 Kbytes	Reserved
0x5000_C000	0x5000_FFFF	16 Kbytes	UART-3
0x5001_0000	0x5001_3FFF	16 Kbytes	CSPI-2
0x5001_4000	0x5001_7FFF	16 Kbytes	SSI-2
0x5001_8000	0x5001_BFFF	16 Kbytes	Reserved
0x5001_C000	0x5001_FFFF	16 Kbytes	Reserved

Table 2-1. System Memory Map (Continued)

Address Range		Size	Region
Start	End		
0x5002_0000	0x5002_3FFF	16 Kbytes	ATA
0x5002_4000	0x5002_7FFF	16 Kbytes	Memory stick host controller (MSHC)
0x5002_8000	0x5002_BFFF	16 Kbytes	Sony/Philips digital interface (S/PDIF)
0x5002_C000	0x5002_FFFF	16 Kbytes	Asynchronous sample rate converter (ASRC)
0x5003_0000	0x5003_3FFF	16 Kbytes	Reserved
0x5003_4000	0x5003_7FFF	16 Kbytes	Enhanced serial audio interface (ESAI)
0x5003_8000	0x5003_BFFF	16 Kbytes	Fast Ethernet controller (FEC)
0x5003_C000	0x5003_FFFF	16 Kbytes	SPBA registers
0x5004_0000	0x51FF_FFFF	32 Mbytes (minus 256 Kbytes)	Reserved AIPS 2
0x5200_0000	0x53EF_FFFF	31 Mbytes	Reserved
0x53F0_0000	0x53F0_3FFF	16 Kbytes	AIPS 2 control registers
0x53F0_4000	0x53F7_FFFF	496 Kbytes	Reserved
0x53F8_0000	0x53F8_3FFF	16 Kbytes	Clock control module (CCM)
0x53F8_4000	0x53F8_7FFF	16 Kbytes	Reserved
0x53F8_8000	0x53F8_BFFF	16 Kbytes	Reserved
0x53F8_C000	0x53F8_FFFF	16 Kbytes	Reserved
0x53F9_0000	0x53F9_3FFF	16 Kbytes	General purpose timer (GPT)-1
0x53F9_4000	0x53F9_7FFF	16 Kbytes	Enhanced periodic interrupt timer (EPIT)-1
0x53F9_8000	0x53F9_BFFF	16 Kbytes	EPIT-2
0x53F9_C000	0x53F9_FFFF	16 Kbytes	Reserved
0x53FA_0000	0x53FA_3FFF	16 Kbytes	Reserved
0x53FA_4000	0x53FA_7FFF	16 Kbytes	GPIO-3
0x53FA_8000	0x53FA_BFFF	16 Kbytes	Reserved
0x53FA_C000	0x53FA_FFFF	16 Kbytes	Security controller (SCC)
0x53FB_0000	0x53FB_3FFF	16 Kbytes	Random number generator controller (RNGC)
0x53FB_4000	0x53FB_7FFF	16 Kbytes	Enhanced secured digital host controller version 2 (eSDHCv2)-1
0x53FB_8000	0x53FB_BFFF	16 Kbytes	eSDHCv2-2
0x53FB_C000	0x53FB_FFFF	16 Kbytes	eSDHCv2-3
0x53FC_0000	0x53FC_3FFF	16 Kbytes	Image processing unit (IPU)
0x53FC_4000	0x53FC_7FFF	16 Kbytes	Digital audio multiplexing (AUDMUX)

Table 2-1. System Memory Map (Continued)

Address Range		Size	Region
Start	End		
0x53FC_8000	0x53FC_BFFF	16 Kbytes	Reserved
0x53FC_C000	0x53FC_FFFF	16 Kbytes	General purpose input/output (GPIO)-1
0x53FD_0000	0x53FD_3FFF	16 Kbytes	GPIO-2
0x53FD_4000	0x53FD_7FFF	16 Kbytes	Smart DMA (SDMA)
0x53FD_8000	0x53FD_BFFF	16 Kbytes	Real-time clock (RTC)
0x53FD_C000	0x53FD_FFFF	16 Kbytes	Watchdog timer (WDOG)
0x53FE_0000	0x53FE_3FFF	16 Kbytes	Pulse-width modulator (PWM)
0x53FE_4000	0x53FE_7FFF	16 Kbytes	Controller area network (CAN)-1
0x53FE_8000	0x53FE_BFFF	16 Kbytes	CAN-2
0x53FE_C000	0x53FE_FFFF	16 Kbytes	Run-time integrity checker (RTIC) v3
0x53FF_0000	0x53FF_3FFF	16 Kbytes	IC identification (IIM)
0x53FF_4000	0x53FF_7FFF	16 Kbytes	USB
0x53FF_8000	0x53FF_BFFF	16 Kbytes	Media local bus (MLB)
0x53FF_C000	0x53FF_FFFF	16 Kbytes	Reserved
0x5400_0000	0x5FFF_FFFF	192 Mbytes	Reserved (aliased AIPS 2 slots)
0x6000_0000	0x67FF_FFFF	128 Mbytes	ARM1136 platform ROMPATCH
0x6800_0000	0x6FFF_FFFF	128 Mbytes	ARM1136 platform AVIC
0x7000_0000	0x77FF_FFFF	128 Mbytes	IPU AHB slave port
0x7800_0000	0x7FFF_FFFF	128 Mbytes	Reserved
0x8000_0000	0x8FFF_FFFF	256 Mbytes	Smart DRAM (SDRAM) bank 0
0x9000_0000	0x9FFF_FFFF	256 Mbytes	SDRAM bank 1
0xA000_0000	0xA7FF_FFFF	128 Mbytes	Wireless external interface module (WEIM) CS0 (Flash 128)[a]
0xA800_0000	0xAFFF_FFFF	128 Mbytes	WEIM CS1 (Flash 64)[a]
0xB000_0000	0xB1FF_FFFF	32 Mbytes	WEIM CS2 (SRAM)
0xB200_0000	0xB3FF_FFFF	32 Mbytes	WEIM CS3
0xB400_0000	0xB5FF_FFFF	32 Mbytes	WEIM CS4
0xB600_0000	0xB7FF_FFFF	32 Mbytes	WEIM CS5
0xB800_0000	0xB800_0FFF	4 Kbytes	Reserved
0xB800_1000	0xB800_1FFF	4 Kbytes	SDRAM control registers
0xB800_2000	0xB800_2FFF	4 Kbytes	WEIM control registers
0xB800_3000	0xB800_3FFF	4 Kbytes	Multimaster memory interface (M3IF) control registers

Table 2-1. System Memory Map (Continued)

Address Range		Size	Region
Start	End		
0xB800_4000	0xB800_4FFF	4 Kbytes	External memory interface (EMI) control registers
0xB800_5000	0xBAFF_FFFF	32 Mbytes (minus 20 Kbytes)	Reserved
0xBB00_0000	0xBB00_0FFF	4 Kbytes	NAND Flash—main area buffer
0xBB00_1000	0xBB00_11FF	512 Bytes	NAND Flash—spare area buffer
0xBB00_1200	0xBB00_1DFF	3 Kbytes	Reserved
0xBB00_1E00	0xBB00_1FFF	512 Bytes	NAND Flash—control registers
0xBB01_2000	0xBFFF_FFFF	96 Mbytes (minus 8 Kbytes)	Reserved
0xC000_0000	0xFFFF_FFFF	1024 Mbytes	Reserved

a. WEIM CS0 and CS1 can be collapsed to form a single 256-Mbyte region from 0xA000_0000 to 0xAFFF_FFFF.

2.2 SDMA Peripheral Memory Map

SDMA scripts can read and write to the context RAM, data RAM, shared peripheral registers, and internal registers. All of the data accessible to SDMA scripts make up the data memory space of the SDMA. The address range is 16 bits and the data width is 32 bits. Each address corresponds to a 32-bit data word.

The SDMA can perform only 32-bit access to shared peripheral registers. For i.MX35, shared peripherals registers are treated as if byte addressed. This is a consequence of connections through the SPBA shared peripheral bus outside of the SDMA. The result is that although 4 Kwords of address space (16 Kbyte) is allocated for each peripheral, only the first 4 Kbytes of the peripherals' register space can be accessed. For example, the shared peripheral register at address 0x3000 is mapped also to addresses 0x3001, 0x3002, and 0x3003. A read or write access to any of these 4 addresses will respond as if the access was to address 0x3000.

Table 2-2 shows the memory map of the shared peripherals to SDMA-accessible memory space.

Table 2-2. SDMA Peripheral Memory Map

Peripheral	Base Address	Size	Comments
SDMA internal memory	0x0000	4 KWords	map to SDMA Internal ROM/RAM
Reserved	0x1000	4 KWords	Reserved
Reserved	0x2000	4 KWords	Reserved
UART-3	0x3000	4 KWords	map to 4 Kbytes of UART-3 address space
CSPI-2	0x4000	4 KWords	map to 4 Kbytes of CSPI-2 address space
SSI-2	0x5000	4 KWords	map to 4 Kbytes of SSI-2 address space
Reserved	0x6000	4 KWords	Reserved

Table 2-2. SDMA Peripheral Memory Map (Continued)

Peripheral	Base Address	Size	Comments
SDMA internal registers	0x7000	4 KWords	map to SDMA registers
ATA	0x8000	4 KWords	map to 4 Kbytes of ATA address space
MSHC	0x9000	4 KWords	map to 4 Kbytes of MSHC address space
SPDIF	0xA000	4 KWords	map to 4 Kbytes of SPDIF address space
ASRC	0xB000	4 KWords	map to 4 Kbytes of IIM address space
Reserved	0xC000	4 KWords	Reserved
ESAI	0xD000	4 KWords	map to 4 Kbytes of ESAI address space
FEC	0xE000	4 KWords	map to 4 Kbytes of FEC address space
SPBA registers	0xF000	4 KWords	map to 4 Kbytes of SPBA address space

Chapter 3
Interrupts and DMA Events

This chapter is divided into two sections:

- Section 3.1, “ARM1136 Platform Interrupts,” provides the assignments for the interrupt requests of the ARM1136 Platform.
- Section 3.2, “SDMA Event Mapping,” defines the DMA events.

3.1 ARM1136 Platform Interrupts

The AVIC is designed to handle up to 64 interrupt requests. Table 3-1 lists the ARM1136 platform interrupt sources.

Table 3-1. ARM1136 Platform Interrupt Sources (By Interrupt)

IRQ	Interrupt Source	Interrupt Description
0	Reserved	
1	Reserved	
2	OWIRE	
3	I2C-3	
4	I2C-2	
5	Reserved	
6	RTIC	
7	ESDHC-1	
8	ESDHC2	
9	ESDHC3	
10	I2C-1	
11	SSI-1	
12	SSI-2	
13	CSPI-2	
14	CSPI-1	
15	ATA	
16	GPU2D	
17	ASRC	
18	UART3	

Table 3-1. ARM1136 Platform Interrupt Sources (By Interrupt) (continued)

IRQ	Interrupt Source	Interrupt Description
19	IIM	
20	Reserved	
21	Reserved	
22	RNGC	
23	PMU, EVTMON	A combination of the 2 interrupt signals.
24	KPP	Keypad interrupt
25	RTC	Consolidated RTC interrupt
26	PWM	
27	EPIT-2	
28	EPIT-1	
29	GPT	
30	POWER FAIL	Power fail interrupt from external PAD
31	CCM	
32	UART2	
33	NANDFC	Consolidated NAND Flash controller interrupt
34	SDMA	“OR” of all 32 interrupts from all the channels
35	USB-HS	
36	Reserved	
37	USB-OTG	
38	Reserved	
39	MSHC	
40	ESAI	
41	IPU Error	IPU error interrupt
42	IPU Func	IPU function interrupt
43	CAN-1	
44	CAN-2	
45	UART-1	
46	MLB	
47	SPDIF	
48	ARM ECT0, ECT1	Combination of the two interrupt signals.
49	SCC SCM	SCM interrupt
50	SCC SMN	SMN interrupt

Table 3-1. ARM1136 Platform Interrupt Sources (By Interrupt) (continued)

IRQ	Interrupt Source	Interrupt Description
51	GPIO-2	Combined interrupts—1 Bit Int Or Of 32
52	GPIO-1	Combined interrupts—1 Bit Int Or Of 32
53	Reserved	
54	Reserved	
55	WDOG	
56	GPIO-3	Combined interrupts—1 Bit Int Or Of 32
57	FEC	
58	EXT_INT5	External interrupt for power management (via GPIO-1[5])
59	EXT_INT4	External interrupt for temp (via GPIO-1[6])
60	EXT_INT3	External interrupt for Sensor (via GPIO-1[0])
61	EXT_INT2	External interrupt for Sensor (via GPIO-1[1])
62	EXT_INT1	External interrupt for Watch-dog (via GPIO-1[2])
63	EXT_INT0	External interrupt for TV (via GPIO-1[3])

Table 3-2 lists the ARM1136 Platform interrupt sources by source.

Table 3-2. ARM1136 Platform Interrupt Sources (By Source)

IRQ	Interrupt Source	Interrupt Description
48	ARM ECT0, ECT1	Combination of the two interrupt signals.
17	ASRC	
15	ATA	
43	CAN-1	
44	CAN-2	
31	CCM	
14	CSPI-1	
13	CSPI-2	
28	EPIT-1	
27	EPIT-2	
40	ESAI	
7	ESDHC-1	
8	ESDHC2	
9	ESDHC3	
63	EXT_INT0	External interrupt for TV (via GPIO-1[3])

Table 3-2. ARM1136 Platform Interrupt Sources (By Source) (continued)

IRQ	Interrupt Source	Interrupt Description
62	EXT_INT1	External interrupt for watchdog (via GPIO-1[2])
61	EXT_INT2	External interrupt for sensor (via GPIO-1[1])
60	EXT_INT3	External interrupt for sensor (via GPIO-1[0])
59	EXT_INT4	External interrupt for temp (via GPIO-1[6])
58	EXT_INT5	External interrupt for power management (via GPIO-1[5])
57	FEC	
52	GPIO-1	Combined interrupts—1 Bit Int Or Of 32
51	GPIO-2	Combined interrupts—1 Bit Int Or Of 32
56	GPIO-3	Combined interrupts—1 Bit Int Or Of 32
29	GPT	
16	GPU2D	
10	I2C-1	
4	I2C-2	
3	I2C-3	
19	IIM	
41	IPU Error	IPU error interrupt
42	IPU Func	IPU function interrupt
24	KPP	Keypad interrupt
46	MLB	
39	MSHC	
33	NANDFC	Consolidated NAND Flash controller interrupt
2	OWIRE	
23	PMU, EVTMON	A combination of the two interrupt signals.
30	POWER FAIL	Power fail interrupt from external PAD
26	PWM	
0	Reserved	
1	Reserved	
5	Reserved	
20	Reserved	
21	Reserved	
36	Reserved	
38	Reserved	

Table 3-2. ARM1136 Platform Interrupt Sources (By Source) (continued)

IRQ	Interrupt Source	Interrupt Description
53	Reserved	
54	Reserved	
22	RNGC	
25	RTC	Consolidated RTC interrupt
6	RTIC	
49	SCC SCM	SCM interrupt
50	SCC SMN	SMN interrupt
34	SDMA	“AND” of all 32 interrupts from all the channels
47	SPDIF	
11	SSI-1	
12	SSI-2	
45	UART-1	
32	UART2	
18	UART3	
35	USB-HS	
37	USB-OTG	
55	WDOG	

3.2 SDMA Event Mapping

Table 3-3 shows the SDMA event mapping.

Table 3-3. SDMA Event Mapping (By Event Number)

Event Number	DMA Source	Description
0	EXT DMA 0	External DMA request 0 from GPIO1[0]
1	DPTC, DVFS	
2	ATA TXFER end	
3	ATA TX FIFO	
4	ATA RX FIFO	
5	MSHC	
6	CSP-2 RX	CSPI-2 receive
7	CSPI-2 TX	CSPI-2 transmit
8	CSP-1 RX	CSPI-1 receive
9	CSPI-1 TX	CSPI-1 transmit

Table 3-3. SDMA Event Mapping (By Event Number) (continued)

Event Number	DMA Source	Description
10	UART-3 RX	UART3 receive
11	UART-3 TX	UART3 transmit
12	SPDIF RX	
13	SPDIF TX	
14	EXT DMA 1	External DMA request 1 from GPIO1[1]
15	EXT DMA 2	External DMA request 2 from GPIO1[5]
16	UART-2 RX	UART2 receive
17	UART-2 TX	UART2 transmit
18	UART-1 RX	UART1 receive
19	UART-1 TX	UART1 transmit
20	Reserved	
21	IPU	
22	SSI-2 RX1	SSI-2 receive channel 1
23	SSI-2 TX1	SSI-2 transmit channel 1
24	SSI-2 RX0	SSI-2 receive channel 0
25	SSI-2 TX0	SSI-2 transmit channel 0
26	SSI-1 RX1	SSI-1 receive channel 1
27	SSI-1 TX1	SSI-1 transmit channel 1
28	SSI-1 RX0	SSI-1 receive channel 0
29	SSI-1 RX0	SSI-1 transmit channel 0
30	NANDFC	
31	ECT	CTI trigger out
32	ESAI RX	
33	ESAI TX	
34	Reserved	
35	Reserved	
36	ASRC DMA1	ASRC channel A RX
37	ASRC DMA2	ASRC channel B RX
38	ASRC DMA3	ASRC channel C RX
39	ASRC DMA4	ASRC channel A TX
40	ASRC DMA5	ASRC channel B TX
41	ASRC DMA6	ASRC channel C TX
42	Reserved	

Table 3-3. SDMA Event Mapping (By Event Number) (continued)

Event Number	DMA Source	Description
43	Reserved	
44	Reserved	
45	Reserved	
46	Reserved	
47	Reserved	
48	Reserved	

[1] While the capture of a 2-megapixel image requires a data buffer of up to 4 Mbytes, Linux does not support such a large, contiguous data buffer. This means the SDMA cannot be used for direct data transfers from the IPU. However, the IPU can support noncontiguous data buffers by periodically updating the IPU FIFO pointers after each buffer is full. The proposed solution is to connect the IPU functional interrupt to SDMA, as shown in this table.

[2] GEMK trigger to the SDMA. This does not map GEMK memory to the SDMA, but when the GEMK is done, it triggers the SDMA to move data from the external ARM1136 platform space to the external SDMA platform space.

Table 3-4 shows SDMA event mapping by source.

Table 3-4. SDMA Event Mapping (By Source)

Event Number	DMA Source	Description
36	ASRC DMA1	ASRC channel A RX
37	ASRC DMA2	ASRC channel B RX
38	ASRC DMA3	ASRC channel C RX
39	ASRC DMA4	ASRC channel A TX
40	ASRC DMA5	ASRC channel B TX
41	ASRC DMA6	ASRC channel C TX
4	ATA RX FIFO	
3	ATA TX FIFO	
2	ATA TXFER end	
8	CSP-1 RX	CSPI-1 receive
6	CSP-2 RX	CSPI-2 receive
9	CSPI-1 TX	CSPI-1 transmit
7	CSPI-2 TX	CSPI-2 transmit
1	DPTC, DVFS	
31	ECT	CTI trigger out
32	ESAI RX	
33	ESAI TX	
0	EXT DMA 0	External DMA request 0 from GPIO1[0]
14	EXT DMA 1	External DMA request 1 from GPIO1[1]

Table 3-4. SDMA Event Mapping (By Source) (continued)

Event Number	DMA Source	Description
15	EXT DMA 2	External DMA request 2 from GPIO1[5]
21	IPU	
5	MSHC	
30	NANDFC	
20	Reserved	
34	Reserved	
35	Reserved	
42	Reserved	
43	Reserved	
44	Reserved	
45	Reserved	
46	Reserved	
47	Reserved	
48	Reserved	
12	SPDIF RX	
13	SPDIF TX	
28	SSI-1 RX0	SSI-1 receive channel 0
29	SSI-1 RX0	SSI-1 transmit channel 0
26	SSI-1 RX1	SSI-1 receive channel 1
27	SSI-1 TX1	SSI-1 transmit channel 1
24	SSI-2 RX0	SSI-2 receive channel 0
22	SSI-2 RX1	SSI-2 receive channel 1
25	SSI-2 TX0	SSI-2 transmit channel 0
23	SSI-2 TX1	SSI-2 transmit channel 1
18	UART-1 RX	UART1 receive
19	UART-1 TX	UART1 transmit
16	UART-2 RX	UART2 receive
17	UART-2 TX	UART2 transmit
10	UART-3 RX	UART3 receive
11	UART-3 TX	UART3 transmit

[1] While the capture of a 2-megapixel image requires a data buffer of up to 4 Mbytes, Linux does not support such a large, contiguous data buffer. This means the SDMA cannot be used for direct data transfers from the IPU. However, the IPU can support noncontiguous data buffers by periodically updating the IPU FIFO pointers after each buffer is full. The proposed solution is to connect the IPU functional interrupt to SDMA, as shown in this table.

[2] GEMK trigger to the SDMA (not to make GEMK memory mapped to SDMA, but when the GEMK is done, it can trigger to SDMA, which can then move data from external ARM1136 platform space to external BP space).

Chapter 4
External Signals and Pin Multiplexing

The i.MX35 device has a limited number of pins, and most pins are shared among multiple signals. This chapter describes the external I/O signals and pin multiplexing (muxing) to help users understand pin assignment and the operation of the input-output multiplexer (IOMUX). It is also intended to enable software developers to do appropriate muxing programming.

4.1 IOMUX Overview

The muxing hardware in i.MX35 is composed of the following:

- IOMUX: combinational logic that does the muxing.
- IOMUX_CTL: muxing controller, which controls signal muxing and pin settings.

The IOMUX module deals with signal multiplexing, and consists of combinatorial logic built with a basic IOMUX cell. Each pin, which is shared by multiple signals, has a related IOMUX cell to handle signal multiplexing.

The IOMUX_CTL module consists of registers and deals with pin characteristic settings, such as I/O driver voltage, slew rate, drive strength, open drain and pull/keeper, and so on.

Figure 4-1 shows a simplified SoC block diagram of pin muxing with two typical cases:

- Case1 is a regular muxing example: Module A, Module B, and Module GPIO share the same pin through the IOMUX, and muxing is controlled by the IOMUX_CTL.
- Case2 is an example of no-muxing: the pin is dedicated to Module C, signals are directly connected between Module C and the pin, and no IOMUX cell is involved.

Each IOMUX cell can support up to eight mux modes (ALT0~ALT7), which means each pin can ultimately be shared by eight signals.



Figure 4-1. Pin Multiplexing Block Diagram

4.2 Pin-Muxing Control

This section describes how to select the mux mode for each pin through software programming. After chip reset, each pin works in its primary mode, ALT0. Boot code or software programming are required to enable the alternate modes (ALT1–ALT7).

Each pin's signal muxing is controlled by a Software Multiplexer Control (SW_MUX_CTL) register. Each SW_MUX_CTL register handles pin muxing for only one pin. The SW_MUX_CTL register also has the ability to enable a loopback feature. See Section 4.2.1, "SW_MUX_CTL Register Definition," for more information.

The Software Select Input (SW_SELECT_INPUT) register is user-accessible during IOMUX programming which is required when there are multiple pins as muxing options. See Section 4.2.2, "SW_SELECT_INPUT Register Definition," for more information. Section 4.6, "Daisy Chain List,"also provides information about SW_SELECT_INPUT settings.

4.2.1 SW_MUX_CTL Register Definition

Each 32-bit SW_MUX_CTL register controls the signal multiplexing for one IOMUX cell. The SW_MUX_CTL register is partitioned into two fields: Mux Mode Select Field (MUX_MODE) and Software Input On Field (SION). MUX_MODE controls the signal muxing on each pin, and SION controls loopback and GPIO capture features (some individual pins do not have the SION bit option).

When the SION bit is cleared, the pin works in normal mode. In this case the I/O direction is determined by the selected mux mode.

When the SION bit is asserted, the pin works in loopback mode. All modes' input path is forced on by software, and the pin value feeds through into all modes' input. In loopback mode, users can capture the pin values using a GPIO module.

The SW_MUX_CTL registers have the naming convention:

IOMUXC_SW_MUX_CTL_PAD_<*Pin_Name*>,

where <*Pin_Name*> is the pin's name, which is different for each register.

Figure 4-2 shows the general format of an SW_MUX_CTL register. Table 4-1 shows the field descriptions.

IOMUXC_SW_MUX_CTL_PAD_<*Pin_Name*> Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
R W												SION		MUX_MODE		
Reset	—	—	—	—	—	—	—	—	—	—	—	0	—	0	0	0

Figure 4-2. SW_MUX_CTL Register Generic Format

Table 4-1. SW_MUX_CTL Field Descriptions

Field	Description
31–5	Reserved
4 SION	Software Input On Field. 0 Normal mode: IO is determined by the selected mux mode. (default) 1 Loopback mode: Input feed-through, loopback feature enabled.
3	Reserved
2–0 MUX_MODE	Mux Mode Select Field. Select one of the IOMUX modes to be used for the pin: <*Pin_Name*> 000 Select ALT0 mux mode (default) 001 Select ALT1 mux mode 010 Select ALT2 mux mode 011 Select ALT3 mux mode 100 Select ALT4 mux mode 101 Select ALT5 mux mode 110 Select ALT6 mux mode 111 Select ALT7 mux mode

4.2.1.1 Loopback Examples

The following examples illustrate how to use the loopback feature for bus-status detection and GPIO capture.

Example 1: Bus-Status Detection

Figure 4-3 shows the case where module A drives the pin while simultaneously receiving or detecting the pin value or bus status.



Figure 4-3. Loopback Example1: Bus-Status Detection

Example 2: GPIO Capture

Figure 4-4 shows the case where module A drives the pin while the GPIO Module captures the pin value or bus status.



Figure 4-4. Loopback Example 2: GPIO Capture

4.2.2 SW_SELECT_INPUT Register Definition

Each Software Select Input Control (SW_SELECT_INPUT) is a 32-bit register, and is used to control the input path to avoid multi-driving problems. This register is only required when multiple pins drive the same internal port. This usually happens when one input port has multiple pin-muxing options on different pins.

For example, in Figure 4-5, both pin A and pin B could be used as the input pin of an on-chip IP instance, and serve as Port C options. In such cases, a SW_SELECT_INPUT register is used to select the driving

pin. Section 4.6, “Daisy Chain List,” provides all instances and ports that are involved in the daisy chain, and also lists pins and their corresponding SW_SELECT_INPUT register values.



Figure 4-5. Select Input from Pins

Two steps are required during IOMUX software programming in such cases. For example, in Figure 4-5, if pin A is selected to work as the driving pin of Port C, then the following IOMUX programming steps are required:

1. Set IOMUXC_SW_MUX_CTL_PAD_<*pinA*> to select the correct mux mode for Port C.
2. Set IOMUXC_<*Instance*>_<*PortC*>_SELECT_INPUT to select the input driving from pin A.

SW_SELECT_INPUT registers follow the naming convention:

IOMUXC_<*Instance*>_<*Port*>_SELECT_INPUT.

Figure 4-6 shows the general format of an SW_SELECT_INPUT register. Table 4-2 shows the field descriptions.

IOMUXC_<*Instance*>_<*Port*>_SELECT_INPUT — Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R														Daisy		
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	0		

Figure 4-6. SW_SELECT_INPUT Register Generic Format

Table 4-2. SW_SELECT_INPUT Field Descriptions

Field	Description
31–3	Reserved
2–0 Daisy	The actual width of the Daisy field is equal to the number of driving pins. For example, if there are two driving pins then bits [2:1] are reserved, and bit 0 is the actual Daisy field. Users can select a specific drive pin for an input port of a module to solve the multi-driving problem (this is referred to as “daisy chaining”). Table 4-12 lists the Daisy field settings corresponding to different pin assignments for different input ports.

4.3 Pin-Setting Control

This section describes how to set characteristic settings of each pin through software programming. The Software Pad Control (SW_PAD_CTL) register controls I/O driver voltage, slew rate, drive strength, open drain, pull/keeper, DDR type, and so on. See Section 4.3.1, “Software Pad Control (SW_PAD_CTL) Register Definition,” for a full description.

DDR type settings for DDR pins are controlled in groups instead of pin-by-pin. This is implemented by SW_PAD_CTL_GRP registers. See Section 4.3.2, “Software Pad Group Control (SW_PAD_CTL_GRP) Register Definition,” for more information.

4.3.1 Software Pad Control (SW_PAD_CTL) Register Definition

Each SW_PAD_CTL register is a 32-bit register that controls the software-configurable characteristics of an I/O pin. The configurable settings include Slew Rate, Drive Strength, Open Drain, Pull/Keeper, Hysteresis, and so on.

The generic formats of the SW_PAD_CTL register for GPIO and DDR pins are described in Section 4.3.1.1, "SW_PAD_CTL Generic Register Format for GPIO Pins," and Section 4.3.1.2, "SW_PAD_CTL Generic Register Format for DDR Pins," respectively.

Not all SW_PAD_CTL registers implement every bit defined in the generic definition. Some characteristics of specific pins may have fixed settings that are not software configurable. Only those characteristics with CFG() in detailed pin mux Table 4-14 are software-configurable.

SW_PAD_CTL registers follow the naming convention: IOMUXC_SW_PAD_CTL_PAD_<*Pin_Name*>.

4.3.1.1 SW_PAD_CTL Generic Register Format for GPIO Pins

Figure 4-7 and Table 4-3 show the generic SW_PAD_CTL register definition for GPIO pins. Reset values are different for different registers, depending on the registers' functionality.

IOMUXC_SW_PAD_CTL_PAD_<*Pin_Name*> Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R			DRIVE_VOLTAGE					HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																
Reset[a]	—	—	*n*	—	—	—	—	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*	*n*

a. Reset values differ for different registers

Figure 4-7. SW_PAD_CTL Register Generic Format (GPIO Pins)

Table 4-3. SW_PAD_CTL Field Descriptions (GPIO Pins)

Field	Description
31–14	Reserved
13 DRIVE_VOLTAGE	Driver Voltage Select Bit. Select the correct driver for different I/O supplies. The DVS bit is used to select the different output drivers, 1.8V (+/-10%) or 3.3V (+/-10%). Each GPIO pin has two internal output-buffer units designed for 1.8V and 3.3V respectively. For the 2.5V supply case, the 1.8 V driver is applicable. Normally, the DVS bit should be set to match the I/O supply. 0 3.3 V I/O Driver 1 1.8 V I/O Driver **Note:** This bit only changes the drive characteristics—it does not change the pin power supply. This bit only applies to pads configured as output.
12–9	Reserved

Table 4-3. SW_PAD_CTL Field Descriptions (GPIO Pins) (Continued)

<table>
<tr><th>Field</th><th>Description</th></tr>
<tr><td>8
HYS</td><td>Hysteresis enable bit. Select Schmitt trigger or CMOS input:
0 Hysteresis Disabled, CMOS input.
1 Hysteresis Enabled, Schmitt trigger input.
Note: This bit only applies to pads configured as input.</td></tr>
<tr><td>7–4
PULL_KEEP_CTL</td><td>Pull/Keeper Control Bits. The following options are possible:
0nnn Both Pull and Keeper Disabled
10nn Keeper Enabled, Pull Disabled
1100 100 KΩ Pull-down
1101 47 KΩ Pull-up
1110 100 KΩ Pull-up
1111 22 KΩ Pull-up
Note: Not all possibilities are implemented on every pad. See register description for pad.</td></tr>
<tr><td>3
ODE</td><td>Open Drain Enable Bit. This bit selects open drain or CMOS output:
0 Output is CMOS
1 Output is open drain
Note: This bit only applies to pads configured as output.</td></tr>
<tr><td>2–1
DSE</td><td>Drive Strength Control Bits. These bits select Standard, High or Max drive strength
I/O Drive strength depends on the application conditions. For example, for GPIO pins at 25° C with 3.3 V power supply, the following table describes drive strength operating conditions:
<table>
<tr><th>Slow/Fast Mode</th><th>Drive Strength</th><th>Current</th><th>Equivalent Impedance</th></tr>
<tr><td rowspan="3">Slow</td><td>Standard</td><td>2 mA</td><td>100 Ω</td></tr>
<tr><td>High</td><td>4 mA</td><td>50 Ω</td></tr>
<tr><td>Max</td><td>8 mA</td><td>25 Ω</td></tr>
<tr><td rowspan="3">Fast</td><td>Standard</td><td>4 mA</td><td>50 Ω</td></tr>
<tr><td>High</td><td>6 mA</td><td>33 Ω</td></tr>
<tr><td>Max</td><td>8 mA</td><td>25 Ω</td></tr>
</table>
00 Nominal or standard drive strength
01 High drive strength
1n Max drive strength
Note: This bit only applies to pads configured as output.</td></tr>
<tr><td>0
SRE</td><td>Slew Rate Control Bit. This bit selects between FAST/SLOW slew rate output.
0 Slow slew rate
1 Fast slew rate, used for high frequency designs
Note: This bit only applies to pads configured as output.</td></tr>
</table>

4.3.1.2 SW_PAD_CTL Generic Register Format for DDR Pins

For DDR pins, DDR type is configured in groups, not pin-by-pin. Group characterization is described in Section 4.3.2, “Software Pad Group Control (SW_PAD_CTL_GRP) Register Definition.” If a characteristic is configurable as a group, then the corresponding bit in the SW_PAD_CTL register is not used.

Figure 4-8 and Table 4-4 show the SW_PAD_CT:L register definition related to DDR pins. Reset values are different for different registers, depending on the registers' functionality.

IOMUXC_SW_PAD_CTL_PAD_<*Pin_Name*> Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W									PKE					DSE		
Reset[a]	—	—	—	—	—	—	—	—	*n*	—	—	—	—	*n*	*n*	—

a. Reset values differ for different registers.

Figure 4-8. SW_PAD_CTL Register Generic Format (DDR Pins)

Table 4-4. SW_PAD_CTL Field Descriptions (DDR Pins)

Field	Description
31–8	Reserved
7 PKE	Keeper Enable Bit. This bit enables the internal keeper capability of the DDR pin. The DDR pin has no Pull capability. 0 Internal Keeper Disabled 1 Internal Keeper Enabled
6-3	Reserved
2–1 DSE	Drive Strength Control Bits. These bits select Standard, High or Max pin drive strength. Drive strength characteristics of the pins in a group depend on the DDR_TYPE setting in the group's software pad group control register, as described in Section 4.3.2, "Software Pad Group Control (SW_PAD_CTL_GRP) Register Definition." 00 Nominal or Standard drive strength 01 High drive strength 1*n* Max drive strength
0	Reserved

4.3.2 Software Pad Group Control (SW_PAD_CTL_GRP) Register Definition

The Software Pad Group Control (SW_PAD_CTL_GRP) registers are 32-bit registers that are used to configure specific characteristic of a group of pins. A pin group is defined as a set of pins sharing a common I/O pin settings. There are five groups of DDR pins, each is controlled by a different SW_PAD_CTL_GRP register.

The DDR pins can have one of three types: Mobile DDR (default), SDRAM, and DDR2. The working mode for pins in a particular group is controlled by the DDR_TYPE field setting for that group's SW_PAD_CTL_GP register. Reference characteristics for the three different types are given in Table 4-5. As shown in Table 4-5, Mobile DDR and DDR2 operate at the same voltage and with appropriate board design and signal routing, either can be used for DDR and DDR2 devices.

Table 4-5. Reference Characteristics for DDR_TYPE Types at 25° C

DDR_TYPE	Voltage	Drive Strength	Current	Equivalent Impedance
Mobile DDR	1.8 V ±10%	Standard	3.6 mA	90 Ω
		High	7.2 mA	45 Ω
		Max	10.8 mA	20 Ω
SDRAM	1.8 V ±10%	Standard	—	—
		High	—	—
		Max	5.7 mA	50 Ω
	3.3 V ±10%	Standard	4 mA	90 Ω
		High	8 mA	45 Ω
		Max	12 mA	30 Ω
DDR2	1.8 V ±10%	—[a]	13.4 mA	20 Ω

a. For DDR2 type drive strength is not configurable, and the DSE field in the SW_PAD_CTL register has no functionality.

SW_PAD_CTL_GRP registers follow the naming convention:

IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP*n*,

where *n* is the pins' group number (*n* = 1…5).

Figure 4-9 and Table 4-6 show the SW_PAD_CT:L_GRP register definition.

IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP*n* — Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R				DDR_TYPE												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 4-9. IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP*n* Register Format

Table 4-6. IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP*n* Field Descriptions

Field	Description
31–13	Reserved.
12–11 DDR_TYPE	DDR_TYPE Field. Select the working mode for a group of DDR pins.(Only valid for DDR pins.) 00 Mobile DDR type 01 SDRAM type 10 DDR2 type 11 Reserved
10–0	Reserved.

Table 4-7 lists the DDR_TYPE group control registers and the DDR pin groups.

Table 4-7. SW_PAD_CTL_GRP_DDRTYPE Register List

Register Name	DDR Pin Group
IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP1	SDBA0, SDBA1
IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP2	SD0–SD31
IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP3	DQM0–DQM3, A0–A9, MA10, A11–A13, CS2, CS3, BCLK
IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP4	RAS, CAS, SDWE, SDCKE0, SDCKE1, SDCLK
IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP5	SDQS0, SDQS1, SDQS2, SDQS3

4.4 Special Functionality

This section provides information about special registers and functionalities in IOMUX_CTL module.

4.4.1 General Purpose Register (GPR)

The 32-bit General Purpose Register is used by SoC integration or as software-configurable general purpose control signal.

Addres s Offset: 0x0000 Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R														TAMPER DETECT	SDCTL_CS D1_SEL_B	SDCTL_CS D0_SEL_B
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 4-10. IOMUXC_GPRA Register

Table 4-8. IOMUXC_GPRA Field Descriptions

Field	Description
31–3	Reserved. Not used in SoC integration.
2 TAMPER DETECT	Asserting this bit will enable Tamper Detect Logic. Tamper detect cannot be disabled until the next reset. Writing 0 to this bit has no effect.
1 SDCTL_CSD1_SEL_B	EMI Chip Select Control Bit for SDCTL over WEIM. Select multiplexed chip select (CS3) between SDRAM/DDR and WEIM in EMI. See the EMI, SDCTL, and WEIM chapters for more details. 0 SDCTL chip select 1 WEIM chip select
0 SDCTL_CSD0_SEL_B	EMI Chip Select Control Bit for SDCTL over WEIM. Select multiplexed chip select (CS2) between SDRAM/DDR and WEIM in EMI. See the EMI, SDCTL, and WEIM chapters for more details. 0 SDCTL chip select 1 WEIM chip select

4.4.2 Loopback and GPIO Capture

Loopback means that the module drives the pin and also receives the pin value as an input. GPIO capture means that the module drives the pin and the value is captured by GPIO module.

These features are available through the SION (Software Input On) bit of the SW_MUX_CTL register (Section 4.2.1, “SW_MUX_CTL Register Definition”). When the SION bit is set to 1, it enables the input path of all mux modes on the pin by forcing IPP_IBE = 1 (see Figure 4-1), regardless of the original pin direction control.

4.4.3 Boot-Related Pins

The boot modes are mainly controlled by two dedicated boot pins BOOT_MODE0 and BOOT_MODE1. Additional boot parameters such as the specific boot mode and path during the boot process are determined either by eFuse values (via the IIM) or by GPIO pins, depending on whether the GPIO_BT_SEL eFuse is 1 or 0 respectively. Table 4-9 shows the boot functions which correspond to the different eFuses/GPIO boot pins. For more details, see Chapter 7, “System Boot”.

If the GPIO_BT_SEL eFuse is cleared, the GPIO boot pins are latched by the CCM on chip reset and no extra software pin-mux programming is required. After reset, these pins work as normal GPIO pins in their default functionality (ALT0 mode).

Table 4-9. Boot-Related Pins

Pin Name	Direction at Boot	eFuse Name	Function at Boot
BOOT_MODE0	INPUT	N/A	Boot mode select pins
BOOT_MODE1	INPUT	N/A	
CSI_D8	INPUT	BT_MEM_CTRL[0]	Boot memory device
CSI_D9	INPUT	BT_MEM_CTRL[1]	
CSI_D10	INPUT	BT_MEM_TYPE[0]	Boot memory type
CSI_D11	INPUT	BT_MEM_TYPE[1]	
CSI_D12	INPUT	BT_PAGE_SIZE[0]	NAND Flash page size
CSI_D13	INPUT	BT_PAGE_SIZE[1]	
CSI_D14	INPUT	BT_ECC_SEL	Define 4/8-bit ECC
CSI_D15	INPUT	BT_USB_SRC[0]	USB PHY selection
CSI_HSYNC	INPUT	BT_USB_SRC[1]	
CSI_VSYNC	INPUT	BT_BUS_WIDTH	NAND bus width

4.4.4 Special Pins

Table 4-10 lists the special pins supported in the device.

Table 4-10. Special Pins List

Pin Name	Mux Mode	Function Name	Detailed Description
EXT_ARMCLK	ALT0	External ARM clock	External clock input for ARM clock, used for function test when internal ARM clock is bypassed.
I2C1_CLK	ALT6	External peripheral clock	External peripheral clock source, used when Peripheral PLL is bypassed
CAPTURE	ALT4	External 32-KHz clock	External 32KHz clock input, used when internal 24MHz oscillator is powered off, which could be configured either from pin of CAPTURE or CSPI1_SS1.
CSPI1_SS1	ALT2		
CLKO	ALT0	Clock out	Clock-out pin from CCM. Clock source is controllable and can also be used for debug.
GPIO1_0	ALT1	Power ready	PMIC power ready signal, which can be configured either from GPIO1_0 or TX1
TX1	ALT1		
TEST_MODE	ALT0	Test control	Device enters into test mode when TEST_MODE pin is asserted.

Table 4-10. Special Pins List (Continued)

Pin Name	Mux Mode	Function Name	Detailed Description
GPIO1_1	ALT6	Tamper detect	Tamper-detect logic is used to issue a security violation. This logic is activated if the tamper-detect input is asserted. Tamper detect logic is enabled by the bit IOMUXC_GPRA[2]. After enabling the logic, it is impossible to disable it until the next reset.
TTM_PAD	ALT0	Thermal resistor	Used for Freescale factory test only. Users must either float this signal or tie it to GND

4.5 Register Memory Map

Table 4-11 is the IOMUX_CTL register memory map. For a particular module's base address, see the system memory map.

Table 4-11. IOMUX_CTL Register Addresses

Base Address Offset	Register Abbreviation	Comment
0x0000	IOMUXC_GPRA	GPR register
0x0004	IOMUXC_SW_MUX_CTL_PAD_CAPTURE	SW_MUX_CTL registers
0x0008	IOMUXC_SW_MUX_CTL_PAD_COMPARE	—
0x000c	IOMUXC_SW_MUX_CTL_PAD_WDOG_RST	—
0x0010	IOMUXC_SW_MUX_CTL_PAD_GPIO1_0	—
0x0014	IOMUXC_SW_MUX_CTL_PAD_GPIO1_1	—
0x0018	IOMUXC_SW_MUX_CTL_PAD_GPIO2_0	—
0x001c	IOMUXC_SW_MUX_CTL_PAD_GPIO3_0	—
0x0020	IOMUXC_SW_MUX_CTL_PAD_CLKO	—
0x0024	IOMUXC_SW_MUX_CTL_PAD_VSTBY	—
0x0028	IOMUXC_SW_MUX_CTL_PAD_A0	—
0x002c	IOMUXC_SW_MUX_CTL_PAD_A1	—
0x0030	IOMUXC_SW_MUX_CTL_PAD_A2	—
0x0034	IOMUXC_SW_MUX_CTL_PAD_A3	—
0x0038	IOMUXC_SW_MUX_CTL_PAD_A4	—
0x003c	IOMUXC_SW_MUX_CTL_PAD_A5	—
0x0040	IOMUXC_SW_MUX_CTL_PAD_A6	—
0x0044	IOMUXC_SW_MUX_CTL_PAD_A7	—
0x0048	IOMUXC_SW_MUX_CTL_PAD_A8	—
0x004c	IOMUXC_SW_MUX_CTL_PAD_A9	—
0x0050	IOMUXC_SW_MUX_CTL_PAD_A10	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0054	IOMUXC_SW_MUX_CTL_PAD_MA10	—
0x0058	IOMUXC_SW_MUX_CTL_PAD_A11	—
0x005c	IOMUXC_SW_MUX_CTL_PAD_A12	—
0x0060	IOMUXC_SW_MUX_CTL_PAD_A13	—
0x0064	IOMUXC_SW_MUX_CTL_PAD_A14	—
0x0068	IOMUXC_SW_MUX_CTL_PAD_A15	—
0x006c	IOMUXC_SW_MUX_CTL_PAD_A16	—
0x0070	IOMUXC_SW_MUX_CTL_PAD_A17	—
0x0074	IOMUXC_SW_MUX_CTL_PAD_A18	—
0x0078	IOMUXC_SW_MUX_CTL_PAD_A19	—
0x007c	IOMUXC_SW_MUX_CTL_PAD_A20	—
0x0080	IOMUXC_SW_MUX_CTL_PAD_A21	—
0x0084	IOMUXC_SW_MUX_CTL_PAD_A22	—
0x0088	IOMUXC_SW_MUX_CTL_PAD_A23	—
0x008c	IOMUXC_SW_MUX_CTL_PAD_A24	—
0x0090	IOMUXC_SW_MUX_CTL_PAD_A25	—
0x0094	IOMUXC_SW_MUX_CTL_PAD_EB0	—
0x0098	IOMUXC_SW_MUX_CTL_PAD_EB1	—
0x009c	IOMUXC_SW_MUX_CTL_PAD_OE	—
0x00a0	IOMUXC_SW_MUX_CTL_PAD_CS0	—
0x00a4	IOMUXC_SW_MUX_CTL_PAD_CS1	—
0x00a8	IOMUXC_SW_MUX_CTL_PAD_CS2	—
0x00ac	IOMUXC_SW_MUX_CTL_PAD_CS3	—
0x00b0	IOMUXC_SW_MUX_CTL_PAD_CS4	—
0x00b4	IOMUXC_SW_MUX_CTL_PAD_CS5	—
0x00b8	IOMUXC_SW_MUX_CTL_PAD_NF_CE0	—
0x00bc	IOMUXC_SW_MUX_CTL_PAD_LBA	—
0x00c0	IOMUXC_SW_MUX_CTL_PAD_BCLK	—
0x00c4	IOMUXC_SW_MUX_CTL_PAD_RW	—
0x00c8	IOMUXC_SW_MUX_CTL_PAD_NFWE_B	—
0x00cc	IOMUXC_SW_MUX_CTL_PAD_NFRE_B	—
0x00d0	IOMUXC_SW_MUX_CTL_PAD_NFALE	—
0x00d4	IOMUXC_SW_MUX_CTL_PAD_NFCLE	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x00d8	IOMUXC_SW_MUX_CTL_PAD_NFWP_B	—
0x00dc	IOMUXC_SW_MUX_CTL_PAD_NFRB	—
0x00e0	IOMUXC_SW_MUX_CTL_PAD_CSI_D8	—
0x00e4	IOMUXC_SW_MUX_CTL_PAD_CSI_D9	—
0x00e8	IOMUXC_SW_MUX_CTL_PAD_CSI_D10	—
0x00ec	IOMUXC_SW_MUX_CTL_PAD_CSI_D11	—
0x00f0	IOMUXC_SW_MUX_CTL_PAD_CSI_D12	—
0x00f4	IOMUXC_SW_MUX_CTL_PAD_CSI_D13	—
0x00f8	IOMUXC_SW_MUX_CTL_PAD_CSI_D14	—
0x00fc	IOMUXC_SW_MUX_CTL_PAD_CSI_D15	—
0x0100	IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK	—
0x0104	IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC	—
0x0108	IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC	—
0x010c	IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK	—
0x0110	IOMUXC_SW_MUX_CTL_PAD_I2C1_CLK	—
0x0114	IOMUXC_SW_MUX_CTL_PAD_I2C1_DAT	—
0x0118	IOMUXC_SW_MUX_CTL_PAD_I2C2_CLK	—
0x011c	IOMUXC_SW_MUX_CTL_PAD_I2C2_DAT	—
0x0120	IOMUXC_SW_MUX_CTL_PAD_STXD4	—
0x0124	IOMUXC_SW_MUX_CTL_PAD_SRXD4	—
0x0128	IOMUXC_SW_MUX_CTL_PAD_SCK4	—
0x012c	IOMUXC_SW_MUX_CTL_PAD_STXFS4	—
0x0130	IOMUXC_SW_MUX_CTL_PAD_STXD5	—
0x0134	IOMUXC_SW_MUX_CTL_PAD_SRXD5	—
0x0138	IOMUXC_SW_MUX_CTL_PAD_SCK5	—
0x013c	IOMUXC_SW_MUX_CTL_PAD_STXFS5	—
0x0140	IOMUXC_SW_MUX_CTL_PAD_SCKR	—
0x0144	IOMUXC_SW_MUX_CTL_PAD_FSR	—
0x0148	IOMUXC_SW_MUX_CTL_PAD_HCKR	—
0x014c	IOMUXC_SW_MUX_CTL_PAD_SCKT	—
0x0150	IOMUXC_SW_MUX_CTL_PAD_FST	—
0x0154	IOMUXC_SW_MUX_CTL_PAD_HCKT	—
0x0158	IOMUXC_SW_MUX_CTL_PAD_TX5_RX0	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x015c	IOMUXC_SW_MUX_CTL_PAD_TX4_RX1	—
0x0160	IOMUXC_SW_MUX_CTL_PAD_TX3_RX2	—
0x0164	IOMUXC_SW_MUX_CTL_PAD_TX2_RX3	—
0x0168	IOMUXC_SW_MUX_CTL_PAD_TX1	—
0x016c	IOMUXC_SW_MUX_CTL_PAD_TX0	—
0x0170	IOMUXC_SW_MUX_CTL_PAD_CSPI1_MOSI	—
0x0174	IOMUXC_SW_MUX_CTL_PAD_CSPI1_MISO	—
0x0178	IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS0	—
0x017c	IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS1	—
0x0180	IOMUXC_SW_MUX_CTL_PAD_CSPI1_SCLK	—
0x0184	IOMUXC_SW_MUX_CTL_PAD_CSPI1_SPI_RDY	—
0x0188	IOMUXC_SW_MUX_CTL_PAD_RXD1	—
0x018c	IOMUXC_SW_MUX_CTL_PAD_TXD1	—
0x0190	IOMUXC_SW_MUX_CTL_PAD_RTS1	—
0x0194	IOMUXC_SW_MUX_CTL_PAD_CTS1	—
0x0198	IOMUXC_SW_MUX_CTL_PAD_RXD2	—
0x019c	IOMUXC_SW_MUX_CTL_PAD_TXD2	—
0x01a0	IOMUXC_SW_MUX_CTL_PAD_RTS2	—
0x01a4	IOMUXC_SW_MUX_CTL_PAD_CTS2	—
0x01a8	IOMUXC_SW_MUX_CTL_PAD_USBOTG_PWR	—
0x01ac	IOMUXC_SW_MUX_CTL_PAD_USBOTG_OC	—
0x01b0	IOMUXC_SW_MUX_CTL_PAD_LD0	—
0x01b4	IOMUXC_SW_MUX_CTL_PAD_LD1	—
0x01b8	IOMUXC_SW_MUX_CTL_PAD_LD2	—
0x01bc	IOMUXC_SW_MUX_CTL_PAD_LD3	—
0x01c0	IOMUXC_SW_MUX_CTL_PAD_LD4	—
0x01c4	IOMUXC_SW_MUX_CTL_PAD_LD5	—
0x01c8	IOMUXC_SW_MUX_CTL_PAD_LD6	—
0x01cc	IOMUXC_SW_MUX_CTL_PAD_LD7	—
0x01d0	IOMUXC_SW_MUX_CTL_PAD_LD8	—
0x01d4	IOMUXC_SW_MUX_CTL_PAD_LD9	—
0x01d8	IOMUXC_SW_MUX_CTL_PAD_LD10	—
0x01dc	IOMUXC_SW_MUX_CTL_PAD_LD11	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x01e0	IOMUXC_SW_MUX_CTL_PAD_LD12	—
0x01e4	IOMUXC_SW_MUX_CTL_PAD_LD13	—
0x01e8	IOMUXC_SW_MUX_CTL_PAD_LD14	—
0x01ec	IOMUXC_SW_MUX_CTL_PAD_LD15	—
0x01f0	IOMUXC_SW_MUX_CTL_PAD_LD16	—
0x01f4	IOMUXC_SW_MUX_CTL_PAD_LD17	—
0x01f8	IOMUXC_SW_MUX_CTL_PAD_LD18	—
0x01fc	IOMUXC_SW_MUX_CTL_PAD_LD19	—
0x0200	IOMUXC_SW_MUX_CTL_PAD_LD20	—
0x0204	IOMUXC_SW_MUX_CTL_PAD_LD21	—
0x0208	IOMUXC_SW_MUX_CTL_PAD_LD22	—
0x020c	IOMUXC_SW_MUX_CTL_PAD_LD23	—
0x0210	IOMUXC_SW_MUX_CTL_PAD_D3_HSYNC	—
0x0214	IOMUXC_SW_MUX_CTL_PAD_D3_FPSHIFT	—
0x0218	IOMUXC_SW_MUX_CTL_PAD_D3_DRDY	—
0x021c	IOMUXC_SW_MUX_CTL_PAD_CONTRAST	—
0x0220	IOMUXC_SW_MUX_CTL_PAD_D3_VSYNC	—
0x0224	IOMUXC_SW_MUX_CTL_PAD_D3_REV	—
0x0228	IOMUXC_SW_MUX_CTL_PAD_D3_CLS	—
0x022c	IOMUXC_SW_MUX_CTL_PAD_D3_SPL	—
0x0230	IOMUXC_SW_MUX_CTL_PAD_SD1_CMD	—
0x0234	IOMUXC_SW_MUX_CTL_PAD_SD1_CLK	—
0x0238	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0	—
0x023c	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1	—
0x0240	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2	—
0x0244	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3	—
0x0248	IOMUXC_SW_MUX_CTL_PAD_SD2_CMD	—
0x024c	IOMUXC_SW_MUX_CTL_PAD_SD2_CLK	—
0x0250	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0	—
0x0254	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1	—
0x0258	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2	—
0x025c	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3	—
0x0260	IOMUXC_SW_MUX_CTL_PAD_ATA_CS0	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0264	IOMUXC_SW_MUX_CTL_PAD_ATA_CS1	—
0x0268	IOMUXC_SW_MUX_CTL_PAD_ATA_DIOR	—
0x026c	IOMUXC_SW_MUX_CTL_PAD_ATA_DIOW	—
0x0270	IOMUXC_SW_MUX_CTL_PAD_ATA_DMACK	—
0x0274	IOMUXC_SW_MUX_CTL_PAD_ATA_RESET_B	—
0x0278	IOMUXC_SW_MUX_CTL_PAD_ATA_IORDY	—
0x027c	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA0	—
0x0280	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA1	—
0x0284	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA2	—
0x0288	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA3	—
0x028c	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA4	—
0x0290	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA5	—
0x0294	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA6	—
0x0298	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA7	—
0x029c	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA8	—
0x02a0	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA9	—
0x02a4	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA10	—
0x02a8	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA11	—
0x02ac	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA12	—
0x02b0	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA13	—
0x02b4	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA14	—
0x02b8	IOMUXC_SW_MUX_CTL_PAD_ATA_DATA15	—
0x02bc	IOMUXC_SW_MUX_CTL_PAD_ATA_INTRQ	—
0x02c0	IOMUXC_SW_MUX_CTL_PAD_ATA_BUFF_EN	—
0x02c4	IOMUXC_SW_MUX_CTL_PAD_ATA_DMARQ	—
0x02c8	IOMUXC_SW_MUX_CTL_PAD_ATA_DA0	—
0x02cc	IOMUXC_SW_MUX_CTL_PAD_ATA_DA1	—
0x02d0	IOMUXC_SW_MUX_CTL_PAD_ATA_DA2	—
0x02d4	IOMUXC_SW_MUX_CTL_PAD_MLB_CLK	—
0x02d8	IOMUXC_SW_MUX_CTL_PAD_MLB_DAT	—
0x02dc	IOMUXC_SW_MUX_CTL_PAD_MLB_SIG	—
0x02e0	IOMUXC_SW_MUX_CTL_PAD_FEC_TX_CLK	—
0x02e4	IOMUXC_SW_MUX_CTL_PAD_FEC_RX_CLK	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x02e8	IOMUXC_SW_MUX_CTL_PAD_FEC_RX_DV	—
0x02ec	IOMUXC_SW_MUX_CTL_PAD_FEC_COL	—
0x02f0	IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA0	—
0x02f4	IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA0	—
0x02f8	IOMUXC_SW_MUX_CTL_PAD_FEC_TX_EN	—
0x02fc	IOMUXC_SW_MUX_CTL_PAD_FEC_MDC	—
0x0300	IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO	—
0x0304	IOMUXC_SW_MUX_CTL_PAD_FEC_TX_ERR	—
0x0308	IOMUXC_SW_MUX_CTL_PAD_FEC_RX_ERR	—
0x030c	IOMUXC_SW_MUX_CTL_PAD_FEC_CRS	—
0x0310	IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA1	—
0x0314	IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA1	—
0x0318	IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA2	—
0x031c	IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA2	—
0x0320	IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA3	—
0x0324	IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA3	—
0x0328	IOMUXC_SW_PAD_CTL_PAD_CAPTURE	SW_PAD_CTL register
0x032c	IOMUXC_SW_PAD_CTL_PAD_COMPARE	—
0x0330	IOMUXC_SW_PAD_CTL_PAD_WDOG_RST	—
0x0334	IOMUXC_SW_PAD_CTL_PAD_GPIO1_0	—
0x0338	IOMUXC_SW_PAD_CTL_PAD_GPIO1_1	—
0x033c	IOMUXC_SW_PAD_CTL_PAD_GPIO2_0	—
0x0340	IOMUXC_SW_PAD_CTL_PAD_GPIO3_0	—
0x0344	IOMUXC_SW_PAD_CTL_PAD_RESET_IN_B	—
0x0348	IOMUXC_SW_PAD_CTL_PAD_POR_B	—
0x034c	IOMUXC_SW_PAD_CTL_PAD_CLKO	—
0x0350	IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0	—
0x0354	IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1	—
0x0358	IOMUXC_SW_PAD_CTL_PAD_CLK_MODE0	—
0x035c	IOMUXC_SW_PAD_CTL_PAD_CLK_MODE1	—
0x0360	IOMUXC_SW_PAD_CTL_PAD_POWER_FAIL	—
0x0364	IOMUXC_SW_PAD_CTL_PAD_VSTBY	—
0x0368	IOMUXC_SW_PAD_CTL_PAD_A0	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x036c	IOMUXC_SW_PAD_CTL_PAD_A1	—
0x0370	IOMUXC_SW_PAD_CTL_PAD_A2	—
0x0374	IOMUXC_SW_PAD_CTL_PAD_A3	—
0x0378	IOMUXC_SW_PAD_CTL_PAD_A4	—
0x037c	IOMUXC_SW_PAD_CTL_PAD_A5	—
0x0380	IOMUXC_SW_PAD_CTL_PAD_A6	—
0x0384	IOMUXC_SW_PAD_CTL_PAD_A7	—
0x0388	IOMUXC_SW_PAD_CTL_PAD_A8	—
0x038c	IOMUXC_SW_PAD_CTL_PAD_A9	—
0x0390	IOMUXC_SW_PAD_CTL_PAD_A10	—
0x0394	IOMUXC_SW_PAD_CTL_PAD_MA10	—
0x0398	IOMUXC_SW_PAD_CTL_PAD_A11	—
0x039c	IOMUXC_SW_PAD_CTL_PAD_A12	—
0x03a0	IOMUXC_SW_PAD_CTL_PAD_A13	—
0x03a4	IOMUXC_SW_PAD_CTL_PAD_A14	—
0x03a8	IOMUXC_SW_PAD_CTL_PAD_A15	—
0x03ac	IOMUXC_SW_PAD_CTL_PAD_A16	—
0x03b0	IOMUXC_SW_PAD_CTL_PAD_A17	—
0x03b4	IOMUXC_SW_PAD_CTL_PAD_A18	—
0x03b8	IOMUXC_SW_PAD_CTL_PAD_A19	—
0x03bc	IOMUXC_SW_PAD_CTL_PAD_A20	—
0x03c0	IOMUXC_SW_PAD_CTL_PAD_A21	—
0x03c4	IOMUXC_SW_PAD_CTL_PAD_A22	—
0x03c8	IOMUXC_SW_PAD_CTL_PAD_A23	—
0x03cc	IOMUXC_SW_PAD_CTL_PAD_A24	—
0x03d0	IOMUXC_SW_PAD_CTL_PAD_A25	—
0x03d4	IOMUXC_SW_PAD_CTL_PAD_SDBA1	—
0x03d8	IOMUXC_SW_PAD_CTL_PAD_SDBA0	—
0x03dc	IOMUXC_SW_PAD_CTL_PAD_SD0	—
0x03e0	IOMUXC_SW_PAD_CTL_PAD_SD1	—
0x03e4	IOMUXC_SW_PAD_CTL_PAD_SD2	—
0x03e8	IOMUXC_SW_PAD_CTL_PAD_SD3	—
0x03ec	IOMUXC_SW_PAD_CTL_PAD_SD4	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x03f0	IOMUXC_SW_PAD_CTL_PAD_SD5	—
0x03f4	IOMUXC_SW_PAD_CTL_PAD_SD6	—
0x03f8	IOMUXC_SW_PAD_CTL_PAD_SD7	—
0x03fc	IOMUXC_SW_PAD_CTL_PAD_SD8	—
0x0400	IOMUXC_SW_PAD_CTL_PAD_SD9	—
0x0404	IOMUXC_SW_PAD_CTL_PAD_SD10	—
0x0408	IOMUXC_SW_PAD_CTL_PAD_SD11	—
0x040c	IOMUXC_SW_PAD_CTL_PAD_SD12	—
0x0410	IOMUXC_SW_PAD_CTL_PAD_SD13	—
0x0414	IOMUXC_SW_PAD_CTL_PAD_SD14	—
0x0418	IOMUXC_SW_PAD_CTL_PAD_SD15	—
0x041c	IOMUXC_SW_PAD_CTL_PAD_SD16	—
0x0420	IOMUXC_SW_PAD_CTL_PAD_SD17	—
0x0424	IOMUXC_SW_PAD_CTL_PAD_SD18	—
0x0428	IOMUXC_SW_PAD_CTL_PAD_SD19	—
0x042c	IOMUXC_SW_PAD_CTL_PAD_SD20	—
0x0430	IOMUXC_SW_PAD_CTL_PAD_SD21	—
0x0434	IOMUXC_SW_PAD_CTL_PAD_SD22	—
0x0438	IOMUXC_SW_PAD_CTL_PAD_SD23	—
0x043c	IOMUXC_SW_PAD_CTL_PAD_SD24	—
0x0440	IOMUXC_SW_PAD_CTL_PAD_SD25	—
0x0444	IOMUXC_SW_PAD_CTL_PAD_SD26	—
0x0448	IOMUXC_SW_PAD_CTL_PAD_SD27	—
0x044c	IOMUXC_SW_PAD_CTL_PAD_SD28	—
0x0450	IOMUXC_SW_PAD_CTL_PAD_SD29	—
0x0454	IOMUXC_SW_PAD_CTL_PAD_SD30	—
0x0458	IOMUXC_SW_PAD_CTL_PAD_SD31	—
0x045c	IOMUXC_SW_PAD_CTL_PAD_DQM0	—
0x0460	IOMUXC_SW_PAD_CTL_PAD_DQM1	—
0x0464	IOMUXC_SW_PAD_CTL_PAD_DQM2	—
0x0468	IOMUXC_SW_PAD_CTL_PAD_DQM3	—
0x046c	IOMUXC_SW_PAD_CTL_PAD_EB0	—
0x0470	IOMUXC_SW_PAD_CTL_PAD_EB1	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0474	IOMUXC_SW_PAD_CTL_PAD_OE	—
0x0478	IOMUXC_SW_PAD_CTL_PAD_CS0	—
0x047c	IOMUXC_SW_PAD_CTL_PAD_CS1	—
0x0480	IOMUXC_SW_PAD_CTL_PAD_CS2	—
0x0484	IOMUXC_SW_PAD_CTL_PAD_CS3	—
0x0488	IOMUXC_SW_PAD_CTL_PAD_CS4	—
0x048c	IOMUXC_SW_PAD_CTL_PAD_CS5	—
0x0490	IOMUXC_SW_PAD_CTL_PAD_NF_CE0	—
0x0494	IOMUXC_SW_PAD_CTL_PAD_ECB	—
0x0498	IOMUXC_SW_PAD_CTL_PAD_LBA	—
0x049c	IOMUXC_SW_PAD_CTL_PAD_BCLK	—
0x04a0	IOMUXC_SW_PAD_CTL_PAD_RW	—
0x04a4	IOMUXC_SW_PAD_CTL_PAD_RAS	—
0x04a8	IOMUXC_SW_PAD_CTL_PAD_CAS	—
0x04ac	IOMUXC_SW_PAD_CTL_PAD_SDWE	—
0x04b0	IOMUXC_SW_PAD_CTL_PAD_SDCKE0	—
0x04b4	IOMUXC_SW_PAD_CTL_PAD_SDCKE1	—
0x04b8	IOMUXC_SW_PAD_CTL_PAD_SDCLK	—
0x04bc	IOMUXC_SW_PAD_CTL_PAD_SDQS0	—
0x04c0	IOMUXC_SW_PAD_CTL_PAD_SDQS1	—
0x04c4	IOMUXC_SW_PAD_CTL_PAD_SDQS2	—
0x04c8	IOMUXC_SW_PAD_CTL_PAD_SDQS3	—
0x04cc	IOMUXC_SW_PAD_CTL_PAD_NFWE_B	—
0x04d0	IOMUXC_SW_PAD_CTL_PAD_NFRE_B	—
0x04d4	IOMUXC_SW_PAD_CTL_PAD_NFALE	—
0x04d8	IOMUXC_SW_PAD_CTL_PAD_NFCLE	—
0x04dc	IOMUXC_SW_PAD_CTL_PAD_NFWP_B	—
0x04e0	IOMUXC_SW_PAD_CTL_PAD_NFRB	—
0x04e4	IOMUXC_SW_PAD_CTL_PAD_D15	—
0x04e8	IOMUXC_SW_PAD_CTL_PAD_D14	—
0x04ec	IOMUXC_SW_PAD_CTL_PAD_D13	—
0x04f0	IOMUXC_SW_PAD_CTL_PAD_D12	—
0x04f4	IOMUXC_SW_PAD_CTL_PAD_D11	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x04f8	IOMUXC_SW_PAD_CTL_PAD_D10	—
0x04fc	IOMUXC_SW_PAD_CTL_PAD_D9	—
0x0500	IOMUXC_SW_PAD_CTL_PAD_D8	—
0x0504	IOMUXC_SW_PAD_CTL_PAD_D7	—
0x0508	IOMUXC_SW_PAD_CTL_PAD_D6	—
0x050c	IOMUXC_SW_PAD_CTL_PAD_D5	—
0x0510	IOMUXC_SW_PAD_CTL_PAD_D4	—
0x0514	IOMUXC_SW_PAD_CTL_PAD_D3	—
0x0518	IOMUXC_SW_PAD_CTL_PAD_D2	—
0x051c	IOMUXC_SW_PAD_CTL_PAD_D1	—
0x0520	IOMUXC_SW_PAD_CTL_PAD_D0	—
0x0524	IOMUXC_SW_PAD_CTL_PAD_CSI_D8	—
0x0528	IOMUXC_SW_PAD_CTL_PAD_CSI_D9	—
0x052c	IOMUXC_SW_PAD_CTL_PAD_CSI_D10	—
0x0530	IOMUXC_SW_PAD_CTL_PAD_CSI_D11	—
0x0534	IOMUXC_SW_PAD_CTL_PAD_CSI_D12	—
0x0538	IOMUXC_SW_PAD_CTL_PAD_CSI_D13	—
0x053c	IOMUXC_SW_PAD_CTL_PAD_CSI_D14	—
0x0540	IOMUXC_SW_PAD_CTL_PAD_CSI_D15	—
0x0544	IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK	—
0x0548	IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC	—
0x054c	IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC	—
0x0550	IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK	—
0x0554	IOMUXC_SW_PAD_CTL_PAD_I2C1_CLK	—
0x0558	IOMUXC_SW_PAD_CTL_PAD_I2C1_DAT	—
0x055c	IOMUXC_SW_PAD_CTL_PAD_I2C2_CLK	—
0x0560	IOMUXC_SW_PAD_CTL_PAD_I2C2_DAT	—
0x0564	IOMUXC_SW_PAD_CTL_PAD_STXD4	—
0x0568	IOMUXC_SW_PAD_CTL_PAD_SRXD4	—
0x056c	IOMUXC_SW_PAD_CTL_PAD_SCK4	—
0x0570	IOMUXC_SW_PAD_CTL_PAD_STXFS4	—
0x0574	IOMUXC_SW_PAD_CTL_PAD_STXD5	—
0x0578	IOMUXC_SW_PAD_CTL_PAD_SRXD5	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x057c	IOMUXC_SW_PAD_CTL_PAD_SCK5	—
0x0580	IOMUXC_SW_PAD_CTL_PAD_STXFS5	—
0x0584	IOMUXC_SW_PAD_CTL_PAD_SCKR	—
0x0588	IOMUXC_SW_PAD_CTL_PAD_FSR	—
0x058c	IOMUXC_SW_PAD_CTL_PAD_HCKR	—
0x0590	IOMUXC_SW_PAD_CTL_PAD_SCKT	—
0x0594	IOMUXC_SW_PAD_CTL_PAD_FST	—
0x0598	IOMUXC_SW_PAD_CTL_PAD_HCKT	—
0x059c	IOMUXC_SW_PAD_CTL_PAD_TX5_RX0	—
0x05a0	IOMUXC_SW_PAD_CTL_PAD_TX4_RX1	—
0x05a4	IOMUXC_SW_PAD_CTL_PAD_TX3_RX2	—
0x05a8	IOMUXC_SW_PAD_CTL_PAD_TX2_RX3	—
0x05ac	IOMUXC_SW_PAD_CTL_PAD_TX1	—
0x05b0	IOMUXC_SW_PAD_CTL_PAD_TX0	—
0x05b4	IOMUXC_SW_PAD_CTL_PAD_CSPI1_MOSI	—
0x05b8	IOMUXC_SW_PAD_CTL_PAD_CSPI1_MISO	—
0x05bc	IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS0	—
0x05c0	IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS1	—
0x05c4	IOMUXC_SW_PAD_CTL_PAD_CSPI1_SCLK	—
0x05c8	IOMUXC_SW_PAD_CTL_PAD_CSPI1_SPI_RDY	—
0x05cc	IOMUXC_SW_PAD_CTL_PAD_RXD1	—
0x05d0	IOMUXC_SW_PAD_CTL_PAD_TXD1	—
0x05d4	IOMUXC_SW_PAD_CTL_PAD_RTS1	—
0x05d8	IOMUXC_SW_PAD_CTL_PAD_CTS1	—
0x05dc	IOMUXC_SW_PAD_CTL_PAD_RXD2	—
0x05e0	IOMUXC_SW_PAD_CTL_PAD_TXD2	—
0x05e4	IOMUXC_SW_PAD_CTL_PAD_RTS2	—
0x05e8	IOMUXC_SW_PAD_CTL_PAD_CTS2	—
0x05ec	IOMUXC_SW_PAD_CTL_PAD_RTCK	—
0x05f0	IOMUXC_SW_PAD_CTL_PAD_TCK	—
0x05f4	IOMUXC_SW_PAD_CTL_PAD_TMS	—
0x05f8	IOMUXC_SW_PAD_CTL_PAD_TDI	—
0x05fc	IOMUXC_SW_PAD_CTL_PAD_TDO	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0600	IOMUXC_SW_PAD_CTL_PAD_TRSTB	—
0x0604	IOMUXC_SW_PAD_CTL_PAD_DE_B	—
0x0608	IOMUXC_SW_PAD_CTL_PAD_SJC_MOD	—
0x060c	IOMUXC_SW_PAD_CTL_PAD_USBOTG_PWR	—
0x0610	IOMUXC_SW_PAD_CTL_PAD_USBOTG_OC	—
0x0614	IOMUXC_SW_PAD_CTL_PAD_LD0	—
0x0618	IOMUXC_SW_PAD_CTL_PAD_LD1	—
0x061c	IOMUXC_SW_PAD_CTL_PAD_LD2	—
0x0620	IOMUXC_SW_PAD_CTL_PAD_LD3	—
0x0624	IOMUXC_SW_PAD_CTL_PAD_LD4	—
0x0628	IOMUXC_SW_PAD_CTL_PAD_LD5	—
0x062c	IOMUXC_SW_PAD_CTL_PAD_LD6	—
0x0630	IOMUXC_SW_PAD_CTL_PAD_LD7	—
0x0634	IOMUXC_SW_PAD_CTL_PAD_LD8	—
0x0638	IOMUXC_SW_PAD_CTL_PAD_LD9	—
0x063c	IOMUXC_SW_PAD_CTL_PAD_LD10	—
0x0640	IOMUXC_SW_PAD_CTL_PAD_LD11	—
0x0644	IOMUXC_SW_PAD_CTL_PAD_LD12	—
0x0648	IOMUXC_SW_PAD_CTL_PAD_LD13	—
0x064c	IOMUXC_SW_PAD_CTL_PAD_LD14	—
0x0650	IOMUXC_SW_PAD_CTL_PAD_LD15	—
0x0654	IOMUXC_SW_PAD_CTL_PAD_LD16	—
0x0658	IOMUXC_SW_PAD_CTL_PAD_LD17	—
0x065c	IOMUXC_SW_PAD_CTL_PAD_LD18	—
0x0660	IOMUXC_SW_PAD_CTL_PAD_LD19	—
0x0664	IOMUXC_SW_PAD_CTL_PAD_LD20	—
0x0668	IOMUXC_SW_PAD_CTL_PAD_LD21	—
0x066c	IOMUXC_SW_PAD_CTL_PAD_LD22	—
0x0670	IOMUXC_SW_PAD_CTL_PAD_LD23	—
0x0674	IOMUXC_SW_PAD_CTL_PAD_D3_HSYNC	—
0x0678	IOMUXC_SW_PAD_CTL_PAD_D3_FPSHIFT	—
0x067c	IOMUXC_SW_PAD_CTL_PAD_D3_DRDY	—
0x0680	IOMUXC_SW_PAD_CTL_PAD_CONTRAST	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0684	IOMUXC_SW_PAD_CTL_PAD_D3_VSYNC	—
0x0688	IOMUXC_SW_PAD_CTL_PAD_D3_REV	—
0x068c	IOMUXC_SW_PAD_CTL_PAD_D3_CLS	—
0x0690	IOMUXC_SW_PAD_CTL_PAD_D3_SPL	—
0x0694	IOMUXC_SW_PAD_CTL_PAD_SD1_CMD	—
0x0698	IOMUXC_SW_PAD_CTL_PAD_SD1_CLK	—
0x069c	IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0	—
0x06a0	IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1	—
0x06a4	IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2	—
0x06a8	IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3	—
0x06ac	IOMUXC_SW_PAD_CTL_PAD_SD2_CMD	—
0x06b0	IOMUXC_SW_PAD_CTL_PAD_SD2_CLK	—
0x06b4	IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0	—
0x06b8	IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1	—
0x06bc	IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2	—
0x06c0	IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3	—
0x06c4	IOMUXC_SW_PAD_CTL_PAD_ATA_CS0	—
0x06c8	IOMUXC_SW_PAD_CTL_PAD_ATA_CS1	—
0x06cc	IOMUXC_SW_PAD_CTL_PAD_ATA_DIOR	—
0x06d0	IOMUXC_SW_PAD_CTL_PAD_ATA_DIOW	—
0x06d4	IOMUXC_SW_PAD_CTL_PAD_ATA_DMACK	—
0x06d8	IOMUXC_SW_PAD_CTL_PAD_ATA_RESET_B	—
0x06dc	IOMUXC_SW_PAD_CTL_PAD_ATA_IORDY	—
0x06e0	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA0	—
0x06e4	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA1	—
0x06e8	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA2	—
0x06ec	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA3	—
0x06f0	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA4	—
0x06f4	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA5	—
0x06f8	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA6	—
0x06fc	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA7	—
0x0700	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA8	—
0x0704	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA9	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0708	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA10	—
0x070c	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA11	—
0x0710	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA12	—
0x0714	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA13	—
0x0718	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA14	—
0x071c	IOMUXC_SW_PAD_CTL_PAD_ATA_DATA15	—
0x0720	IOMUXC_SW_PAD_CTL_PAD_ATA_INTRQ	—
0x0724	IOMUXC_SW_PAD_CTL_PAD_ATA_BUFF_EN	—
0x0728	IOMUXC_SW_PAD_CTL_PAD_ATA_DMARQ	—
0x072c	IOMUXC_SW_PAD_CTL_PAD_ATA_DA0	—
0x0730	IOMUXC_SW_PAD_CTL_PAD_ATA_DA1	—
0x0734	IOMUXC_SW_PAD_CTL_PAD_ATA_DA2	—
0x0738	IOMUXC_SW_PAD_CTL_PAD_MLB_CLK	—
0x073c	IOMUXC_SW_PAD_CTL_PAD_MLB_DAT	—
0x0740	IOMUXC_SW_PAD_CTL_PAD_MLB_SIG	—
0x0744	IOMUXC_SW_PAD_CTL_PAD_FEC_TX_CLK	—
0x0748	IOMUXC_SW_PAD_CTL_PAD_FEC_RX_CLK	—
0x074c	IOMUXC_SW_PAD_CTL_PAD_FEC_RX_DV	—
0x0750	IOMUXC_SW_PAD_CTL_PAD_FEC_COL	—
0x0754	IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA0	—
0x0758	IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA0	—
0x075c	IOMUXC_SW_PAD_CTL_PAD_FEC_TX_EN	—
0x0760	IOMUXC_SW_PAD_CTL_PAD_FEC_MDC	—
0x0764	IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO	—
0x0768	IOMUXC_SW_PAD_CTL_PAD_FEC_TX_ERR	—
0x076c	IOMUXC_SW_PAD_CTL_PAD_FEC_RX_ERR	—
0x0770	IOMUXC_SW_PAD_CTL_PAD_FEC_CRS	—
0x0774	IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA1	—
0x0778	IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA1	—
0x077c	IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA2	—
0x0780	IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA2	—
0x0784	IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA3	—
0x0788	IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA3	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x078c	IOMUXC_SW_PAD_CTL_PAD_EXT_ARMCLK	—
0x0790	IOMUXC_SW_PAD_CTL_PAD_TEST_MODE	—
0x0794	IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP4	Group control for ddr_type
0x0798	IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP5	Group control for ddr_type
0x079c	IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP1	Group control for ddr_type
0x07a0	IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP2	Group control for ddr_type
0x07a4	IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP3	Group control for ddr_type
0x07a8	IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT	Select input control register
0x07ac	IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT	—
0x07b0	IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT	—
0x07b4	IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT	—
0x07b8	IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT	—
0x07bc	IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT	—
0x07c0	IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT	—
0x07c4	IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT	—
0x07c8	IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT	—
0x07cc	IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT	—
0x07d0	IOMUXC_CCM_IPP_32K_MUXED_IN_SELECT_INPUT	—
0x07d4	IOMUXC_CCM_IPP_PMIC_RDY_SELECT_INPUT	—
0x07d8	IOMUXC_CSPI1_IPP_IND_SS2_B_SELECT_INPUT	—
0x07dc	IOMUXC_CSPI1_IPP_IND_SS3_B_SELECT_INPUT	—
0x07e0	IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT	—
0x07e4	IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT	—
0x07e8	IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT	—
0x07ec	IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT	—
0x07f0	IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT	—
0x07f4	IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT	—
0x07f8	IOMUXC_CSPI2_IPP_IND_SS2_B_SELECT_INPUT	—
0x07fc	IOMUXC_CSPI2_IPP_IND_SS3_B_SELECT_INPUT	—
0x0800	IOMUXC_EMI_IPP_IND_WEIM_DTACK_B_SELECT_INPUT	—
0x0804	IOMUXC_ESDHC1_IPP_DAT4_IN_SELECT_INPUT	—
0x0808	IOMUXC_ESDHC1_IPP_DAT5_IN_SELECT_INPUT	—
0x080c	IOMUXC_ESDHC1_IPP_DAT6_IN_SELECT_INPUT	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0810	IOMUXC_ESDHC1_IPP_DAT7_IN_SELECT_INPUT	—
0x0814	IOMUXC_ESDHC3_IPP_CARD_CLK_IN_SELECT_INPUT	—
0x0818	IOMUXC_ESDHC3_IPP_CMD_IN_SELECT_INPUT	—
0x081c	IOMUXC_ESDHC3_IPP_DAT0_IN_SELECT_INPUT	—
0x0820	IOMUXC_ESDHC3_IPP_DAT1_IN_SELECT_INPUT	—
0x0824	IOMUXC_ESDHC3_IPP_DAT2_IN_SELECT_INPUT	—
0x0828	IOMUXC_ESDHC3_IPP_DAT3_IN_SELECT_INPUT	—
0x082c	IOMUXC_GPIO1_IPP_IND_G_IN_0_SELECT_INPUT	—
0x0830	IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT	—
0x0834	IOMUXC_GPIO1_IPP_IND_G_IN_11_SELECT_INPUT	—
0x0838	IOMUXC_GPIO1_IPP_IND_G_IN_1_SELECT_INPUT	—
0x083c	IOMUXC_GPIO1_IPP_IND_G_IN_20_SELECT_INPUT	—
0x0840	IOMUXC_GPIO1_IPP_IND_G_IN_21_SELECT_INPUT	—
0x0844	IOMUXC_GPIO1_IPP_IND_G_IN_22_SELECT_INPUT	—
0x0848	IOMUXC_GPIO1_IPP_IND_G_IN_2_SELECT_INPUT	—
0x084c	IOMUXC_GPIO1_IPP_IND_G_IN_3_SELECT_INPUT	—
0x0850	IOMUXC_GPIO1_IPP_IND_G_IN_4_SELECT_INPUT	—
0x0854	IOMUXC_GPIO1_IPP_IND_G_IN_5_SELECT_INPUT	—
0x0858	IOMUXC_GPIO1_IPP_IND_G_IN_6_SELECT_INPUT	—
0x085c	IOMUXC_GPIO1_IPP_IND_G_IN_7_SELECT_INPUT	—
0x0860	IOMUXC_GPIO1_IPP_IND_G_IN_8_SELECT_INPUT	—
0x0864	IOMUXC_GPIO1_IPP_IND_G_IN_9_SELECT_INPUT	—
0x0868	IOMUXC_GPIO2_IPP_IND_G_IN_0_SELECT_INPUT	—
0x086c	IOMUXC_GPIO2_IPP_IND_G_IN_10_SELECT_INPUT	—
0x0870	IOMUXC_GPIO2_IPP_IND_G_IN_11_SELECT_INPUT	—
0x0874	IOMUXC_GPIO2_IPP_IND_G_IN_12_SELECT_INPUT	—
0x0878	IOMUXC_GPIO2_IPP_IND_G_IN_13_SELECT_INPUT	—
0x087c	IOMUXC_GPIO2_IPP_IND_G_IN_14_SELECT_INPUT	—
0x0880	IOMUXC_GPIO2_IPP_IND_G_IN_15_SELECT_INPUT	—
0x0884	IOMUXC_GPIO2_IPP_IND_G_IN_16_SELECT_INPUT	—
0x0888	IOMUXC_GPIO2_IPP_IND_G_IN_17_SELECT_INPUT	—
0x088c	IOMUXC_GPIO2_IPP_IND_G_IN_18_SELECT_INPUT	—
0x0890	IOMUXC_GPIO2_IPP_IND_G_IN_19_SELECT_INPUT	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0894	IOMUXC_GPIO2_IPP_IND_G_IN_1_SELECT_INPUT	—
0x0898	IOMUXC_GPIO2_IPP_IND_G_IN_20_SELECT_INPUT	—
0x089c	IOMUXC_GPIO2_IPP_IND_G_IN_21_SELECT_INPUT	—
0x08a0	IOMUXC_GPIO2_IPP_IND_G_IN_22_SELECT_INPUT	—
0x08a4	IOMUXC_GPIO2_IPP_IND_G_IN_23_SELECT_INPUT	—
0x08a8	IOMUXC_GPIO2_IPP_IND_G_IN_24_SELECT_INPUT	—
0x08ac	IOMUXC_GPIO2_IPP_IND_G_IN_25_SELECT_INPUT	—
0x08b0	IOMUXC_GPIO2_IPP_IND_G_IN_26_SELECT_INPUT	—
0x08b4	IOMUXC_GPIO2_IPP_IND_G_IN_27_SELECT_INPUT	—
0x08b8	IOMUXC_GPIO2_IPP_IND_G_IN_28_SELECT_INPUT	—
0x08bc	IOMUXC_GPIO2_IPP_IND_G_IN_29_SELECT_INPUT	—
0x08c0	IOMUXC_GPIO2_IPP_IND_G_IN_2_SELECT_INPUT	—
0x08c4	IOMUXC_GPIO2_IPP_IND_G_IN_30_SELECT_INPUT	—
0x08c8	IOMUXC_GPIO2_IPP_IND_G_IN_31_SELECT_INPUT	—
0x08cc	IOMUXC_GPIO2_IPP_IND_G_IN_3_SELECT_INPUT	—
0x08d0	IOMUXC_GPIO2_IPP_IND_G_IN_4_SELECT_INPUT	—
0x08d4	IOMUXC_GPIO2_IPP_IND_G_IN_5_SELECT_INPUT	—
0x08d8	IOMUXC_GPIO2_IPP_IND_G_IN_6_SELECT_INPUT	—
0x08dc	IOMUXC_GPIO2_IPP_IND_G_IN_7_SELECT_INPUT	—
0x08e0	IOMUXC_GPIO2_IPP_IND_G_IN_8_SELECT_INPUT	—
0x08e4	IOMUXC_GPIO2_IPP_IND_G_IN_9_SELECT_INPUT	—
0x08e8	IOMUXC_GPIO3_IPP_IND_G_IN_0_SELECT_INPUT	—
0x08ec	IOMUXC_GPIO3_IPP_IND_G_IN_10_SELECT_INPUT	—
0x08f0	IOMUXC_GPIO3_IPP_IND_G_IN_11_SELECT_INPUT	—
0x08f4	IOMUXC_GPIO3_IPP_IND_G_IN_12_SELECT_INPUT	—
0x08f8	IOMUXC_GPIO3_IPP_IND_G_IN_13_SELECT_INPUT	—
0x08fc	IOMUXC_GPIO3_IPP_IND_G_IN_14_SELECT_INPUT	—
0x0900	IOMUXC_GPIO3_IPP_IND_G_IN_15_SELECT_INPUT	—
0x0904	IOMUXC_GPIO3_IPP_IND_G_IN_4_SELECT_INPUT	—
0x0908	IOMUXC_GPIO3_IPP_IND_G_IN_5_SELECT_INPUT	—
0x090c	IOMUXC_GPIO3_IPP_IND_G_IN_6_SELECT_INPUT	—
0x0910	IOMUXC_GPIO3_IPP_IND_G_IN_7_SELECT_INPUT	—
0x0914	IOMUXC_GPIO3_IPP_IND_G_IN_8_SELECT_INPUT	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x0918	IOMUXC_GPIO3_IPP_IND_G_IN_9_SELECT_INPUT	—
0x091c	IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT	—
0x0920	IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT	—
0x0924	IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT	—
0x0928	IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT	—
0x092c	IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT	—
0x0930	IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT	—
0x0934	IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT	—
0x0938	IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT	—
0x093c	IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT	—
0x0940	IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT	—
0x0944	IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT	—
0x0948	IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT	—
0x094c	IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT	—
0x0950	IOMUXC_KPP_IPP_IND_COL_0_SELECT_INPUT	—
0x0954	IOMUXC_KPP_IPP_IND_COL_1_SELECT_INPUT	—
0x0958	IOMUXC_KPP_IPP_IND_COL_2_SELECT_INPUT	—
0x095c	IOMUXC_KPP_IPP_IND_COL_3_SELECT_INPUT	—
0x0960	IOMUXC_KPP_IPP_IND_COL_4_SELECT_INPUT	—
0x0964	IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT	—
0x0968	IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT	—
0x096c	IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT	—
0x0970	IOMUXC_KPP_IPP_IND_ROW_0_SELECT_INPUT	—
0x0974	IOMUXC_KPP_IPP_IND_ROW_1_SELECT_INPUT	—
0x0978	IOMUXC_KPP_IPP_IND_ROW_2_SELECT_INPUT	—
0x097c	IOMUXC_KPP_IPP_IND_ROW_3_SELECT_INPUT	—
0x0980	IOMUXC_KPP_IPP_IND_ROW_4_SELECT_INPUT	—
0x0984	IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT	—
0x0988	IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT	—
0x098c	IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT	—
0x0990	IOMUXC_OWIRE_BATTERY_LINE_IN_SELECT_INPUT	—
0x0994	IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT	—
0x0998	IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT	—

Table 4-11. IOMUX_CTL Register Addresses (Continued)

Base Address Offset	Register Abbreviation	Comment
0x099c	IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT	—
0x09a0	IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT	—
0x09a4	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_0_SELECT_INPUT	—
0x09a8	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_1_SELECT_INPUT	—
0x09ac	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_2_SELECT_INPUT	—
0x09b0	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_3_SELECT_INPUT	—
0x09b4	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_4_SELECT_INPUT	—
0x09b8	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_5_SELECT_INPUT	—
0x09bc	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_6_SELECT_INPUT	—
0x09c0	IOMUXC_USB_TOP_IPP_IND_OTG_DATA_7_SELECT_INPUT	—
0x09c4	IOMUXC_USB_TOP_IPP_IND_OTG_DIR_SELECT_INPUT	—
0x09c8	IOMUXC_USB_TOP_IPP_IND_OTG_NXT_SELECT_INPUT	—
0x09cc	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_0_SELECT_INPUT	—
0x09d0	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_1_SELECT_INPUT	—
0x09d4	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_2_SELECT_INPUT	—
0x09d8	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_3_SELECT_INPUT	—
0x09dc	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_4_SELECT_INPUT	—
0x09e0	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_5_SELECT_INPUT	—
0x09e4	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_6_SELECT_INPUT	—
0x09e8	IOMUXC_USB_TOP_IPP_IND_UH2_DATA_7_SELECT_INPUT	—
0x09ec	IOMUXC_USB_TOP_IPP_IND_UH2_DIR_SELECT_INPUT	—
0x09f0	IOMUXC_USB_TOP_IPP_IND_UH2_NXT_SELECT_INPUT	—
0x09f4	IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT	—

4.6 Daisy Chain List

Table 4-12 lists all the instances and ports which are involved in the daisy chain, and the SW_SELECT_INPUT register values corresponding to different pin assignments. The SW_SELECT_INPUT registers follow the naming convention of IOMUXC_<Instance>_<Port>_SELECT_INPUT.

For example: to make pin “HCKT” work as the input port “p5_input_rxclk_amx” of instance AUDMUX, then pin “HCKT” can be configured to work in “ALT1” mode, and register “IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT” can be configured to value “0x0” to resolve the daisy chain.

Table 4-12. Daisy Chain List

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
AUDMUX	p5_input_rxclk_amx	HCKT	ALT1	0x0
		RTS2	ALT6	0x1
	p5_input_rxfs_amx	HCKR	ALT1	0x0
		CTS2	ALT6	0x1
	p6_input_da_amx	ATA_DATA7	ALT3	0x0
		FEC_TDATA2	ALT2	0x1
	p6_input_db_amx	ATA_DATA6	ALT3	0x0
		FEC_RDATA2	ALT2	0x1
	p6_input_rxclk_amx	ATA_DATA10	ALT3	0x0
		FEC_RDATA1	ALT2	0x1
	p6_input_rxfs_amx	ATA_DATA11	ALT3	0x0
		FEC_TDATA1	ALT2	0x1
	p6_input_txclk_amx	ATA_DATA8	ALT3	0x0
		FEC_RDATA3	ALT2	0x1
	p6_input_txfs_amx	ATA_DATA9	ALT3	0x0
		FEC_TDATA3	ALT2	0x1
CAN1	ipp_ind_canrx	I2C2_DAT	ALT1	0x0
		SD2_DATA2	ALT2	0x1
		ATA_DATA7	ALT1	0x2
CAN2	ipp_ind_canrx	TX4_RX1	ALT3	0x0
		RTS2	ALT2	0x1
		FEC_MDIO	ALT1	0x2
CCM	ipp_32k_muxed_in	CAPTURE	ALT4	0x0
		CSPI1_SS1	ALT2	0x1
	ipp_pmic_rdy	GPIO1_0	ALT1	0x0
		TX1	ALT1	0x1
CSPI1	ipp_ind_ss2_b	GPIO1_1	ALT3	0x0
		CS5	ALT2	0x1
		TX1	ALT2	0x2
	ipp_ind_ss3_b	TX0	ALT2	0x0
		ATA_CS0	ALT1	0x1

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
CSPI2	ipp_cspi_clk_in	SCK5	ALT2	0x0
		RTS1	ALT1	0x1
		ATA_DATA3	ALT4	0x2
		FEC_RX_DV	ALT4	0x3
	ipp_ind_dataready_b	STXFS5	ALT2	0x0
		CTS1	ALT1	0x1
		ATA_RESET_B	ALT4	0x2
		FEC_COL	ALT4	0x3
	ipp_ind_miso	SRXD5	ALT2	0x0
		TXD1	ALT1	0x1
		ATA_DMACK	ALT4	0x2
		FEC_RX_CLK	ALT4	0x3
	ipp_ind_mosi	STXD5	ALT2	0x0
		RXD1	ALT1	0x1
		ATA_DIOW	ALT4	0x2
		FEC_TX_CLK	ALT4	0x3
	ipp_ind_ss0_b	HCKR	ALT2	0x0
		ATA_CS1	ALT4	0x1
		FEC_RDATA0	ALT4	0x2
	ipp_ind_ss1_b	CAPTURE	ALT2	0x0
		ATA_DIOR	ALT4	0x1
		FEC_TDATA0	ALT4	0x2
	ipp_ind_ss2_b	CS5	ALT1	0x0
		TX5_RX0	ALT2	0x1
	ipp_ind_ss3_b	TX4_RX1	ALT2	0x0
		CSPI1_SS0	ALT2	0x1
EMI	ipp_ind_weim_dtack_b	CS4	ALT1	0x0
		TX0	ALT3	0x1

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
ESDHC1	ipp_dat4_in	SD2_CMD	ALT2	0x0
		FEC_TX_CLK	ALT1	0x1
	ipp_dat5_in	SD2_CLK	ALT2	0x0
		FEC_RX_CLK	ALT1	0x1
	ipp_dat6_in	SD2_DATA0	ALT2	0x0
		FEC_RX_DV	ALT1	0x1
	ipp_dat7_in	SD2_DATA1	ALT2	0x0
		FEC_COL	ALT1	0x1
ESDHC3	ipp_card_clk_in	LD19	ALT3	0x0
		ATA_DATA3	ALT1	0x1
	ipp_cmd_in	LD18	ALT3	0x0
		ATA_DATA4	ALT1	0x1
	ipp_dat0_in	LD20	ALT3	0x0
		ATA_DIOR	ALT1	0x1
	ipp_dat1_in	LD21	ALT3	0x0
		ATA_DIOW	ALT1	0x1
	ipp_dat2_in	LD22	ALT3	0x0
		ATA_DMACK	ALT1	0x1
	ipp_dat3_in	LD23	ALT3	0x0
		ATA_RESET_B	ALT1	0x1

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
GPIO1	ipp_ind_g_in[0]	GPIO1_0	ALT0	0x0
		STXD5	ALT5	0x1
		D3_DRDY	ALT5	0x2
	ipp_ind_g_in[10]	TX5_RX0	ALT5	0x0
		SD1_DATA2	ALT5	0x1
	ipp_ind_g_in[11]	TX4_RX1	ALT5	0x0
		SD1_DATA3	ALT5	0x1
	ipp_ind_g_in[1]	GPIO1_1	ALT0	0x0
		SRXD5	ALT5	0x1
		CONTRAST	ALT5	0x2
	ipp_ind_g_in[20]	CS4	ALT5	0x0
		CSI_D8	ALT5	0x1
	ipp_ind_g_in[21]	CS5	ALT5	0x0
		CSI_D9	ALT5	0x1
	ipp_ind_g_in[22]	NF_CE0	ALT5	0x0
		CSI_D10	ALT5	0x1
	ipp_ind_g_in[2]	SCK5	ALT5	0x0
		D3_VSYNC	ALT5	0x1
	ipp_ind_g_in[3]	STXFS5	ALT5	0x0
		D3_REV	ALT5	0x1
	ipp_ind_g_in[4]	CAPTURE	ALT5	0x0
		SCKR	ALT5	0x1
		D3_CLS	ALT5	0x2
	ipp_ind_g_in[5]	COMPARE	ALT5	0x0
		FSR	ALT5	0x1
		D3_SPL	ALT5	0x2
	ipp_ind_g_in[6]	WDOG_RST	ALT5	0x0
		HCKR	ALT5	0x1
		SD1_CMD	ALT5	0x2
	ipp_ind_g_in[7]	VSTBY	ALT5	0x0
		SCKT	ALT5	0x1
		SD1_CLK	ALT5	0x2

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
GPIO1 (cont.)	ipp_ind_g_in[8]	CLKO	ALT5	0x0
		FST	ALT5	0x1
		SD1_DATA0	ALT5	0x2
	ipp_ind_g_in[9]	HCKT	ALT5	0x0
		SD1_DATA1	ALT5	0x1
GPIO2	ipp_ind_g_in[0]	GPIO2_0	ALT0	0x0
		LD0	ALT5	0x1
		SD2_CMD	ALT5	0x2
	ipp_ind_g_in[10]	LD10	ALT5	0x0
		ATA_DMACK	ALT5	0x1
	ipp_ind_g_in[11]	LD11	ALT5	0x0
		ATA_RESET_B	ALT5	0x1
	ipp_ind_g_in[12]	LD12	ALT5	0x0
		ATA_IORDY	ALT5	0x1
	ipp_ind_g_in[13]	LD13	ALT5	0x0
		ATA_DATA0	ALT5	0x1
	ipp_ind_g_in[14]	LD14	ALT5	0x0
		ATA_DATA1	ALT5	0x1
	ipp_ind_g_in[15]	LD15	ALT5	0x0
		ATA_DATA2	ALT5	0x1
	ipp_ind_g_in[16]	LD16	ALT5	0x0
		ATA_DATA3	ALT5	0x1
	ipp_ind_g_in[17]	LD17	ALT5	0x0
		ATA_DATA4	ALT5	0x1
	ipp_ind_g_in[18]	NFWE_B	ALT5	0x0
		ATA_DATA5	ALT5	0x1
	ipp_ind_g_in[19]	NFRE_B	ALT5	0x0
		ATA_DATA6	ALT5	0x1
	ipp_ind_g_in[1]	LD1	ALT5	0x0
		SD2_CLK	ALT5	0x1
	ipp_ind_g_in[20]	NFALE	ALT5	0x0
		ATA_DATA7	ALT5	0x1

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
GPIO2 (cont.)	ipp_ind_g_in[21]	NFCLE	ALT5	0x0
		ATA_DATA8	ALT5	0x1
	ipp_ind_g_in[22]	NFWP_B	ALT5	0x0
		ATA_DATA9	ALT5	0x1
	ipp_ind_g_in[23]	NFRB	ALT5	0x0
		ATA_DATA10	ALT5	0x1
	ipp_ind_g_in[24]	I2C1_CLK	ALT5	0x0
		ATA_DATA11	ALT5	0x1
	ipp_ind_g_in[25]	I2C1_DAT	ALT5	0x0
		ATA_DATA12	ALT5	0x1
	ipp_ind_g_in[26]	I2C2_CLK	ALT5	0x0
		ATA_DATA13	ALT5	0x1
	ipp_ind_g_in[27]	I2C2_DAT	ALT5	0x0
		ATA_DATA14	ALT5	0x1
	ipp_ind_g_in[28]	STXD4	ALT5	0x0
		ATA_DATA15	ALT5	0x1
	ipp_ind_g_in[29]	SRXD4	ALT5	0x0
		ATA_INTRQ	ALT5	0x1
	ipp_ind_g_in[2]	LD2	ALT5	0x0
		SD2_DATA0	ALT5	0x1
	ipp_ind_g_in[30]	SCK4	ALT5	0x0
		ATA_BUFF_EN	ALT5	0x1
	ipp_ind_g_in[31]	STXFS4	ALT5	0x0
		ATA_DMARQ	ALT5	0x1
	ipp_ind_g_in[3]	LD3	ALT5	0x0
		SD2_DATA1	ALT5	0x1
	ipp_ind_g_in[4]	LD4	ALT5	0x0
		SD2_DATA2	ALT5	0x1
	ipp_ind_g_in[5]	LD5	ALT5	0x0
		SD2_DATA3	ALT5	0x1
	ipp_ind_g_in[6]	LD6	ALT5	0x0
		ATA_CS0	ALT5	0x1

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
GPIO2 (cont.)	ipp_ind_g_in[7]	LD7	ALT5	0x0
		ATA_CS1	ALT5	0x1
	ipp_ind_g_in[8]	LD8	ALT5	0x0
		ATA_DIOR	ALT5	0x1
	ipp_ind_g_in[9]	LD9	ALT5	0x0
		ATA_DIOW	ALT5	0x1
GPIO3	ipp_ind_g_in[0]	GPIO3_0	ALT0	0x0
		ATA_DA0	ALT5	0x1
	ipp_ind_g_in[10]	RXD2	ALT5	0x0
		FEC_RDATA0	ALT5	0x1
	ipp_ind_g_in[11]	TXD2	ALT5	0x0
		FEC_TDATA0	ALT5	0x1
	ipp_ind_g_in[12]	RTS2	ALT5	0x0
		FEC_TX_EN	ALT5	0x1
	ipp_ind_g_in[13]	CTS2	ALT5	0x0
		FEC_MDC	ALT5	0x1
	ipp_ind_g_in[14]	USBOTG_PWR	ALT5	0x0
		FEC_MDIO	ALT5	0x1
	ipp_ind_g_in[15]	USBOTG_OC	ALT5	0x0
		FEC_TX_ERR	ALT5	0x1
	ipp_ind_g_in[4]	CSPI1_SCLK	ALT5	0x0
		MLB_DAT	ALT5	0x1
	ipp_ind_g_in[5]	CSPI1_SPI_RDY	ALT5	0x0
		MLB_SIG	ALT5	0x1
	ipp_ind_g_in[6]	RXD1	ALT5	0x0
		FEC_TX_CLK	ALT5	0x1
	ipp_ind_g_in[7]	TXD1	ALT5	0x0
		FEC_RX_CLK	ALT5	0x1
	ipp_ind_g_in[8]	RTS1	ALT5	0x0
		FEC_RX_DV	ALT5	0x1
	ipp_ind_g_in[9]	CTS1	ALT5	0x0
		FEC_COL	ALT5	0x1

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
I2C3	ipp_scl_in	TX3_RX2	ALT1	0x0
		RTS1	ALT2	0x1
		SD2_CMD	ALT1	0x2
		ATA_DATA12	ALT1	0x3
	ipp_sda_in	TX2_RX3	ALT1	0x0
		CTS1	ALT2	0x1
		SD2_CLK	ALT1	0x2
		ATA_DATA13	ALT1	0x3

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
IPU	ipp_ind_dispb_d0_vsync	NFWE_B	ALT2	0x0
		LD18	ALT1	0x1
		SD1_CMD	ALT3	0x2
		FEC_TX_ERR	ALT6	0x3
	ipp_ind_dispb_d12_vsync	LD16	ALT2	0x0
		LD18	ALT2	0x1
		D3_SPL	ALT2	0x2
		SD2_CMD	ALT7	0x3
		ATA_DATA0	ALT3	0x4
		FEC_TX_CLK	ALT6	0x5
	ipp_ind_dispb_sd_d	LD22	ALT2	0x0
		LD23	ALT2	0x1
		D3_HSYNC	ALT2	0x2
		ATA_IORDY	ALT3	0x3
		FEC_RX_CLK	ALT6	0x4
		FEC_RX_ERR	ALT6	0x5
	ipp_ind_sensb_data[0]	SCKT	ALT6	0x0
		RTS1	ALT3	0x1
		ATA_DATA14	ALT1	0x2
		FEC_RX_ERR	ALT1	0x3
	ipp_ind_sensb_data[1]	FST	ALT6	0x0
		CTS1	ALT3	0x1
		ATA_DATA15	ALT1	0x2
		FEC_CRS	ALT1	0x3
	ipp_ind_sensb_data[2]	HCKT	ALT6	0x0
		RTS2	ALT3	0x1
		SD2_CMD	ALT3	0x2
		ATA_INTRQ	ALT1	0x3
		FEC_RDATA1	ALT1	0x4

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
IPU (cont.)	ipp_ind_sensb_data[3]	TX4_RX1	ALT6	0x0
		CTS2	ALT3	0x1
		SD2_CLK	ALT3	0x2
		ATA_BUFF_EN	ALT1	0x3
		FEC_TDATA1	ALT1	0x4
	ipp_ind_sensb_data[4]	TX3_RX2	ALT6	0x0
		SD2_DATA0	ALT3	0x1
		ATA_DMARQ	ALT1	0x2
		FEC_RDATA2	ALT1	0x3
	ipp_ind_sensb_data[5]	TX2_RX3	ALT6	0x0
		SD2_DATA1	ALT3	0x1
		ATA_DA0	ALT1	0x2
		FEC_TDATA2	ALT1	0x3
	ipp_ind_sensb_data[6]	TX1	ALT6	0x0
		SD2_DATA2	ALT3	0x1
		ATA_DA1	ALT1	0x2
		FEC_RDATA3	ALT1	0x3
	ipp_ind_sensb_data[7]	TX0	ALT6	0x0
		SD2_DATA3	ALT3	0x1
		ATA_DA2	ALT1	0x2
		FEC_TDATA3	ALT1	0x3

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
KPP	ipp_ind_col[0]	CSI_D8	ALT1	0x0
		TX2_RX3	ALT7	0x1
		ATA_DMARQ	ALT3	0x2
	ipp_ind_col[1]	CSI_D9	ALT1	0x0
		TX1	ALT7	0x1
		ATA_DA0	ALT3	0x2
	ipp_ind_col[2]	CSI_D10	ALT1	0x0
		TX0	ALT7	0x1
		ATA_DA1	ALT3	0x2
	ipp_ind_col[3]	CSI_D11	ALT1	0x0
		HCKT	ALT7	0x1
		ATA_DA2	ALT3	0x2
	ipp_ind_col[4]	RXD1	ALT4	0x0
		FEC_RX_ERR	ALT4	0x1
	ipp_ind_col[5]	TXD1	ALT4	0x0
		FEC_CRS	ALT4	0x1
	ipp_ind_col[6]	RTS1	ALT4	0x0
		FEC_RDATA1	ALT4	0x1
	ipp_ind_col[7]	CTS1	ALT4	0x0
		FEC_TDATA1	ALT4	0x1
	ipp_ind_row[0]	CSI_D12	ALT1	0x0
		TX4_RX1	ALT7	0x1
		ATA_DATA14	ALT3	0x2
	ipp_ind_row[1]	CSI_D13	ALT1	0x0
		TX3_RX2	ALT7	0x1
		ATA_DATA15	ALT3	0x2
	ipp_ind_row[2]	CSI_D14	ALT1	0x0
		SCKT	ALT7	0x1
		ATA_INTRQ	ALT3	0x2
	ipp_ind_row[3]	CSI_D15	ALT1	0x0
		FST	ALT7	0x1
		ATA_BUFF_EN	ALT3	0x2

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
KPP (cont.)	ipp_ind_row[4]	RXD2	ALT4	0x0
		FEC_RDATA2	ALT4	0x1
	ipp_ind_row[5]	TXD2	ALT4	0x0
		FEC_TDATA2	ALT4	0x1
	ipp_ind_row[6]	RTS2	ALT4	0x0
		FEC_RDATA3	ALT4	0x1
	ipp_ind_row[7]	CTS2	ALT4	0x0
		FEC_TDATA3	ALT4	0x1
OWIRE	battery_line_in	GPIO1_0	ALT2	0x0
		CSPI1_SS0	ALT1	0x1
		FEC_TX_ERR	ALT1	0x2
SPDIF	hckt_clk2	SCK5	ALT1	0x0
		TX0	ALT1	0x1
		TXD2	ALT1	0x2
		SD2_DATA0	ALT6	0x3
		FEC_TX_ERR	ALT2	0x4
	spdif_in1	SRXD5	ALT1	0x0
		RTS2	ALT1	0x1
		SD2_CLK	ALT6	0x2
		FEC_TX_EN	ALT1	0x3
UART3	ipp_uart_rts_b	SD2_DATA2	ALT1	0x0
		ATA_DATA8	ALT1	0x1
		FEC_RX_DV	ALT2	0x2
	ipp_uart_rxd_mux	RTS2	ALT7	0x0
		SD2_DATA0	ALT1	0x1
		ATA_DATA10	ALT1	0x2
		FEC_TX_CLK	ALT2	0x3

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
USB_TOP	ipp_ind_otg_data_0	SD1_DATA1	ALT4	0x0
		ATA_RESET_B	ALT2	0x1
	ipp_ind_otg_data_1	SD1_DATA2	ALT4	0x0
		ATA_IORDY	ALT2	0x1
	ipp_ind_otg_data_2	SD1_DATA3	ALT4	0x0
		ATA_DATA0	ALT2	0x1
	ipp_ind_otg_data_3	LD18	ALT4	0x0
		ATA_DATA1	ALT2	0x1
	ipp_ind_otg_data_4	SD1_CMD	ALT4	0x0
		ATA_DATA2	ALT2	0x1
	ipp_ind_otg_data_5	SD1_CLK	ALT4	0x0
		ATA_DATA3	ALT2	0x1
	ipp_ind_otg_data_6	SD1_DATA0	ALT4	0x0
		ATA_DATA4	ALT2	0x1
	ipp_ind_otg_data_7	LD23	ALT4	0x0
		ATA_DATA5	ALT2	0x1
	ipp_ind_otg_dir	LD19	ALT4	0x0
		ATA_DIOR	ALT2	0x1
	ipp_ind_otg_nxt	LD22	ALT4	0x0
		ATA_DMACK	ALT2	0x1
	ipp_ind_uh2_data_0	SD2_DATA1	ALT4	0x0
		FEC_COL	ALT3	0x1
	ipp_ind_uh2_data_1	SD2_DATA2	ALT4	0x0
		FEC_RDATA0	ALT3	0x1
	ipp_ind_uh2_data_2	SD2_DATA3	ALT4	0x0
		FEC_TDATA0	ALT3	0x1
	ipp_ind_uh2_data_3	NFWE_B	ALT1	0x0
		FEC_TX_EN	ALT3	0x1
	ipp_ind_uh2_data_4	SD2_CMD	ALT4	0x0
		FEC_MDC	ALT3	0x1
	ipp_ind_uh2_data_5	SD2_CLK	ALT4	0x0
		FEC_MDIO	ALT3	0x1

Table 4-12. Daisy Chain List (Continued)

Instance	Input Port	Pin	Mode	SW_SELECT_INPUT Value
USB_TOP	ipp_ind_uh2_data_6	SD2_DATA0	ALT4	0x0
		FEC_TX_ERR	ALT3	0x1
	ipp_ind_uh2_data_7	NFWP_B	ALT1	0x0
		FEC_RX_ERR	ALT3	0x1
	ipp_ind_uh2_dir	NFRE_B	ALT1	0x0
		FEC_TX_CLK	ALT3	0x1
	ipp_ind_uh2_nxt	NFCLE	ALT1	0x0
		FEC_RX_DV	ALT3	0x1
	ipp_ind_uh2_usb_oc	I2C2_DAT	ALT2	0x0
		USBOTG_OC	ALT1	0x1
		FEC_RDATA1	ALT3	0x2

4.7 Pin Multiplexing

This section shows pin muxing options. Both a high-level picture and detailed pin muxing options are presented.

4.7.1 Pin Multiplexing Overview

Table 4-13 shows the main high-level pin muxing options.

Table 4-13. i.MX35 Simplified High-Level Pin Muxing

i.MX35	Default Mode	Mux Mode				
Pin Num	ALT0	Mux Opt1	Mux Opt2	Mux Opt3	Mux Opt4	Mux Opt5
2	GPT	EPIT1	CSPI2_SS1	32K Clock In	—	—
		EPIT2	—	—	—	—
1	WDOG	IPU-CSI Flash Strobe	—	—	—	—
4	GPIO	PMIC_RDY	OWIRE	—	—	—
		PWM	CSPI1_SS2	—	Tamper Detect	—
		USB-PWR	—	—	—	—
		USB-OC	—	—	—	—
14	CCM	—	—	—	—	—
34	EMI-WEIM	—	—	—	—	—
49	EMI-SDCTL	—	—	—	—	—

Table 4-13. i.MX35 Simplified High-Level Pin Muxing (Continued)

i.MX35	Default Mode	Mux Mode				
Pin Num	ALT0	Mux Opt1	Mux Opt2	Mux Opt3	Mux Opt4	Mux Opt5
22	EMI-NFC	—	—	—	IPU-LCDC Multi-Display	USB-HOST ULPI
7	EMI-CS	EMI-NFC CS	—	—	—	—
12	IPU-CSI	Keypad	—	—	—	—
2	I2C1	—	—	—	—	—
2	I2C2	CAN1	USB-PWR/OC	—	—	—
8	AUDMUX	SPDIF	CSPI2	—	—	—
12	ESAI	AUDMUX	CSPI2_SS3/SS2/SS0	CAN2	IPU-CSI D[7:0]	—
		I2C3	KEYPAD	IPU-CSI Flash Strobe		—
		PMIC_RDY	CSPI1_SS3/SS2	EMI-NFC CS		—
6	CSPI1	OWIRE	CSPI2_SS3	—	—	—
		PWM	32K Clock In	—	—	—
4	UART1	CSPI2	I2C3	IPU-CSI D[1:0]	KEYPAD	—
4	UART2	SPDIF	CAN2	IPU-CSI D[3:2]	EMI-NFC CS	UART3
8	JTAG	—	—	—	—	—
5	USBPHY1	—	—	—	—	—
2	USBPHY2	—	—	—	—	—
1	USB-PWR	—	—	—	—	—
1	USB-OC	—	—	—	—	—
32	IPU-LCDC	ESDHC3	—	—	—	USB-OTG ULPI
6	ESDHC1	MSHC	—	—	IPU-LCDC Multi-Display	
6	ESDHC2	I2C3	ESDHC1 MMC8	IPU-CSI D[7:2]	SPDIF	USB-HOST ULPI
		UART3	CAN1			
29	ATA	ESDHC3	CSPI2	—	IPU-LCDC Multi-Display	USB-OTG ULPI
			ESDHC2 MMC8	—		
		CAN1	UART1	AUDMUX_PORT 6	—	—
		UART3			—	—
		I2C3	—	—	—	—
		IPU-CSI D[7:0]	KEYPAD	—	—	—
3	MLB	—	—	—	—	—

Table 4-13. i.MX35 Simplified High-Level Pin Muxing (Continued)

i.MX35	Default Mode	Mux Mode				
Pin Num	**ALT0**	**Mux Opt1**	**Mux Opt2**	**Mux Opt3**	**Mux Opt4**	**Mux Opt5**
18	FEC	ESDHC1 MMC8	UART3	CSPI2	IPU-LCDC Multi-Display	USB-HOST ULPI
		PWM	—	—		
		SPDIF	—	—		
		CAN2	—	—		
		OWIRE	—	—		
		IPU-CSI D[7:0]	AUDMUX_PORT 6	KEYPAD		
1	TCU	Test Mode Control Pad, Internal Test Use Only				
1	TTM	Thermal Resister Pad, Internal Test Use only				

4.7.2 Detailed Pin Multiplexing Description.

Table 4-14 shows in detail the pin muxing and pad settings of each pin. The Pin Name column lists the device's pins, and the Instance column lists the instantiated on-chip IP modules. For each pin that supports pin muxing, there is a related IOMUX cell to deal with the muxing control. Each IOMUX cell can support up to eight alternative muxing modes ALT0–ALT7, where ALT0 is the default mode. The Pad Settings column shows the pad characteristic setting of each pin.

In order to clarify the significance of Table 4-14, the table entries corresponding to the CAPTURE pin (first row) are explained as follows.

- The Mode-Instance-Port entries in a given row describe the pin's function in the different muxing modes. For example, in ALT0 muxing mode, the CAPTURE pin is used as the capture input pin CAPIN1 of the GPT module; in ALT4 mode, the same pin is used for the CCM external 32 kHz clock input; and so on. The muxing mode ALT*n* is specified by programming the corresponding SW_MUX_CTL register, as described in Section 4.2.1, "SW_MUX_CTL Register Definition."
- The Pad Settings entries describe the different possible settings for the pin. Only characteristics denoted as CFG (…) are software configurable by programming the corresponding SW_PAD_CTL register, as described in Section 4.3.1, "Software Pad Control (SW_PAD_CTL) Register Definition." For example,
  - "*Drive Strength—CFG (Nominal)*" indicates the drive strength is software-configurable, with nominal (standard) as the default setting.
  - "*Pull / Keep Enable—CFG (Enabled)*" indicates pull resistor or keeper is software-configurable, and enabled by default.
  - "*Slew Rate—SLOW*" indicates the slew rate of this pin is set as slow, and is not software-configurable.

Table 4-14. i.MX35 Detailed Pin Muxing

Pin Name	Mode	Instance	Port	Pad Settings
CAPTURE	ALT0	GPT	CAPIN1	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	GPT	CMPOUT2	
	ALT2	CSPI2	SS1	
	ALT3	EPIT1	EPITO	
	ALT4	CCM	CLK32K	
	ALT5	GPIO1	GPIO[4]	
COMPARE	ALT0	GPT	CMPOUT1	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	GPT	CAPIN2	
	ALT2	GPT	CMPOUT3	
	ALT3	EPIT2	EPITO	
	ALT5	GPIO1	GPIO[5]	
	ALT7	SDMA	EXTDMA_2	
WDOG_RST	ALT0	WDOG	WDOG_B	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT3	IPU	FLASH_STROBE	
	ALT5	GPIO1	GPIO[6]	
GPIO1_0	ALT0	GPIO1	GPIO[0]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—SLOW
	ALT1	CCM	PMIC_RDY	
	ALT2	OWIRE	LINE	
	ALT7	SDMA	EXTDMA_0	
GPIO1_1	ALT0	GPIO1	GPIO[1]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—SLOW
	ALT2	PWM	PWMO	
	ALT3	CSPI1	SS2	
	ALT6	SCC	TAMPER_DETECT	
	ALT7	SDMA	EXTDMA_1	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
GPIO2_0	ALT0	GPIO2	GPIO[0]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—CFG (SLOW)
	ALT1	USB_TOP	USBOTG_CLK	
GPIO3_0	ALT0	GPIO3	GPIO[0]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—CFG (SLOW)
	ALT1	USB_TOP	USBH2_CLK	
RESET_IN_B	No Muxing (ALT0)	CCM	RESET_IN_B	Hysteresis Enable—Enabled Drive Strength—CFG (Nominal) Pull / Keep Enable—Enabled Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—SLOW
POR_B	No Muxing (ALT0)	CCM	POR_B	Hysteresis Enable—Enabled Drive Strength—CFG (Nominal) Pull / Keep Enable—Enabled Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—SLOW
CLKO	ALT0	CCM	CLKO	Hysteresis Enable—Disabled Drive Strength—CFG (Max) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO1	GPIO[8]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
BOOT_MODE0	No Muxing (ALT0)	CCM	BOOT_MODE[0]	Hysteresis Enable—Enabled Drive Strength—CFG (Nominal) Pull / Keep Enable—Enabled Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—SLOW
BOOT_MODE1		CCM	BOOT_MODE[1]	
EXTAL24M		CCM	EXT24M	Hysteresis Enable—NA Drive Strength—Nominal Pull / Keep Enable—NA Pull Up / Down Configuration—NA Open Drain Enable—NA Drive Voltage Select—NA Pull / Keep Select—NA Slew Rate—NA
EXTAL_AUDIO	No Muxing (ALT0)	CCM	EXT_AUDIO	Hysteresis Enable—NA Drive Strength—Nominal Pull / Keep Enable—NA Pull Up / Down Configuration—NA Open Drain Enable—NA Drive Voltage Select—NA Pull / Keep Select—NA Slew Rate—NA
XTAL24M		CCM	XTAL24M	
XTAL_AUDIO		CCM	XTAL_AUDIO	
CLK_MODE0	No Muxing (ALT0)	CCM	CLK_MODE[0]	Hysteresis Enable—Enabled Drive Strength—CFG (Nominal) Pull / Keep Enable—Enabled Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—SLOW
CLK_MODE1		CCM	CLK_MODE[1]	
POWER_FAIL		CCM	DSM_WAKEUP_INT[26]	
VSTBY	ALT0	CCM	VSTBY	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT5	GPIO1	GPIO[7]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
A0	No Muxing (ALT0)	EMI	EIM_DA_L[0]	Drive Strength—CFG (High) Keeper—CFG (Enabled) DDR Type—CFG (Mobile DDR)
A1		EMI	EIM_DA_L[1]	
A2		EMI	EIM_DA_L[2]	
A3		EMI	EIM_DA_L[3]	
A4		EMI	EIM_DA_L[4]	
A5		EMI	EIM_DA_L[5]	
A6		EMI	EIM_DA_L[6]	
A7		EMI	EIM_DA_L[7]	
A8		EMI	EIM_DA_H[8]	
A9		EMI	EIM_DA_H[9]	
A10	No Muxing (ALT0)	EMI	EIM_DA_H[10]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—CFG (Pull) Slew Rate—FAST
MA10	No Muxing (ALT0)	EMI	MA10	Drive Strength—CFG (High) Keeper—CFG (Enabled) DDR Type—CFG (Mobile DDR)
A11		EMI	EIM_DA_H[11]	
A12		EMI	EIM_DA_H[12]	
A13		EMI	EIM_DA_H[13]	
A14	No Muxing (ALT0)	EMI	EIM_DA_H2[14]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—CFG (Pull) Slew Rate—FAST
A15		EMI	EIM_DA_H2[15]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
A16	No Muxing (ALT0)	EMI	EIM_A[16]	Hysteresis Enable—Disabled Drive Strength—CFG (High) Pull / Keep Enable—Disabled Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—Pull Slew Rate—FAST
A17		EMI	EIM_A[17]	
A18		EMI	EIM_A[18]	
A19		EMI	EIM_A[19]	
A20		EMI	EIM_A[20]	
A21		EMI	EIM_A[21]	
A22		EMI	EIM_A[22]	
A23		EMI	EIM_A[23]	
A24		EMI	EIM_A[24]	
A25		EMI	EIM_A[25]	
SDBA1	No Muxing (ALT0)	EMI	EIM_SDBA1	Drive Strength—CFG (Nominal) Keeper—Disabled DDR Type—CFG (Mobile DDR)
SDBA0		EMI	EIM_SDBA0	
SD0	No Muxing (ALT0)	EMI	DRAM_D[0]	Drive Strength—CFG (High) Keeper—CFG (Enabled) DDR Type—CFG (Mobile DDR)
SD1		EMI	DRAM_D[1]	
SD2		EMI	DRAM_D[2]	
SD3		EMI	DRAM_D[3]	
SD4		EMI	DRAM_D[4]	
SD5		EMI	DRAM_D[5]	
SD6		EMI	DRAM_D[6]	
SD7		EMI	DRAM_D[7]	
SD8		EMI	DRAM_D[8]	
SD9		EMI	DRAM_D[9]	
SD10		EMI	DRAM_D[10]	
SD11		EMI	DRAM_D[11]	
SD12		EMI	DRAM_D[12]	
SD13		EMI	DRAM_D[13]	
SD14		EMI	DRAM_D[14]	
SD15		EMI	DRAM_D[15]	
SD16		EMI	DRAM_D[16]	
SD17		EMI	DRAM_D[17]	
SD18		EMI	DRAM_D[18]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
SD19	No Muxing (ALT0)	EMI	DRAM_D[19]	Drive Strength—CFG (High) Keeper—CFG (Enabled) DDR Type—CFG (Mobile DDR)
SD20		EMI	DRAM_D[20]	
SD21		EMI	DRAM_D[21]	
SD22		EMI	DRAM_D[22]	
SD23		EMI	DRAM_D[23]	
SD24		EMI	DRAM_D[24]	
SD25		EMI	DRAM_D[25]	
SD26		EMI	DRAM_D[26]	
SD27		EMI	DRAM_D[27]	
SD28		EMI	DRAM_D[28]	
SD29		EMI	DRAM_D[29]	
SD30		EMI	DRAM_D[30]	
SD31		EMI	DRAM_D[31]	
DQM0	No Muxing (ALT0)	EMI	DRAM_DQM[0]	Drive Strength—CFG (High) Keeper—Disabled DDR Type—CFG (Mobile DDR)
DQM1		EMI	DRAM_DQM[1]	
DQM2		EMI	DRAM_DQM[2]	
DQM3		EMI	DRAM_DQM[3]	
EB0	No Muxing (ALT0)	EMI	EIM_EB0_B	Hysteresis Enable—Disabled Drive Strength—CFG (High) Pull / Keep Enable—Disabled Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—Pull Slew Rate—FAST
EB1		EMI	EIM_EB1_B	
OE	No Muxing (ALT0)	EMI	EIM_OE	Hysteresis Enable—Disabled Drive Strength—CFG (High) Pull / Keep Enable—Disabled Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—Pull Slew Rate—FAST
CS0	No Muxing (ALT0)	EMI	EIM_CS0	
CS1	ALT0	EMI	EIM_CS1	
	ALT3	EMI	NANDF_CE3	
CS2	No Muxing (ALT0)	EMI	EIM_CS2	Drive Strength—CFG (High) Keeper—Disabled DDR Type—CFG (Mobile DDR)
CS3		EMI	EIM_CS3	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
CS4	ALT0	EMI	EIM_CS4	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	EMI	DTACK_B	
	ALT3	EMI	NANDF_CE1	
	ALT5	GPIO1	GPIO[20]	
CS5	ALT0	EMI	EIM_CS5	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	CSPI2	SS2	
	ALT2	CSPI1	SS2	
	ALT3	EMI	NANDF_CE2	
	ALT5	GPIO1	GPIO[21]	
NF_CE0	ALT0	EMI	NANDF_CE0	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO1	GPIO[22]	
ECB	No Muxing (ALT0)	EMI	EIM_ECB	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—Pull Slew Rate—FAST

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
LBA	No Muxing (ALT0)	EMI	EIM_LBA	Hysteresis Enable—Disabled Drive Strength—CFG (High) Pull / Keep Enable—Disabled Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—Pull Slew Rate—FAST
BCLK		EMI	EIM_BCLK	Drive Strength—CFG (High) Keeper—CFG (Enabled) DDR Type—CFG (Mobile DDR)
RW		EMI	EIM_RW	Hysteresis Enable—Disabled Drive Strength—CFG (High) Pull / Keep Enable—Disabled Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (1.8 V) Pull / Keep Select—Pull Slew Rate—FAST
RAS	No Muxing (ALT0)	EMI	DRAM_RAS	Drive Strength—CFG (High) Keeper—Disabled DDR Type—CFG (Mobile DDR)
CAS		EMI	DRAM_CAS	
SDWE		EMI	DRAM_SDWE	
SDCKE0		EMI	DRAM_SDCKE[0]	
SDCKE1		EMI	DRAM_SDCKE[1]	
SDCLK	No Muxing (ALT0)	EMI	DRAM_SDCLK	Drive Strength—CFG (High) Keeper—NA DDR Type—CFG (Mobile DDR)
SDQS0	No Muxing (ALT0)	EMI	DRAM_SDQS[0]	Drive Strength—CFG (High) Keeper—CFG (Enabled) DDR Type—CFG (Mobile DDR)
SDQS1		EMI	DRAM_SDQS[1]	
SDQS2		EMI	DRAM_SDQS[2]	
SDQS3		EMI	DRAM_SDQS[3]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
NFWE_B	ALT0	EMI	NANDF_WE_B	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	USB_TOP	USBH2_DATA[3]	
	ALT2	IPU	DISPB_D0_VSYNC	
	ALT5	GPIO2	GPIO[18]	
	ALT7	ARM11P_TOP	TRACE[0]	
NFRE_B	ALT0	EMI	NANDF_RE_B	
	ALT1	USB_TOP	USBH2_DIR	
	ALT2	IPU	DISPB_BCLK	
	ALT5	GPIO2	GPIO[19]	
	ALT7	ARM11P_TOP	TRACE[1]	
NFALE	ALT0	EMI	NANDF_ALE	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	USB_TOP	USBH2_STP	
	ALT2	IPU	DISPB_CS0	
	ALT5	GPIO2	GPIO[20]	
	ALT7	ARM11P_TOP	TRACE[2]	
NFCLE	ALT0	EMI	NANDF_CLE	
	ALT1	USB_TOP	USBH2_NXT	
	ALT2	IPU	DISPB_PAR_RS	
	ALT5	GPIO2	GPIO[21]	
	ALT7	ARM11P_TOP	TRACE[3]	
NFWP_B	ALT0	EMI	NANDF_WP_B	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	USB_TOP	USBH2_DATA[7]	
	ALT2	IPU	DISPB_WR	
	ALT5	GPIO2	GPIO[22]	
	ALT7	ARM11P_TOP	TRCTL	
NFRB	ALT0	EMI	NANDF_RB	
	ALT2	IPU	DISPB_RD	
	ALT5	GPIO2	GPIO[23]	
	ALT7	ARM11P_TOP	TRCLK	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
D15	No Muxing (ALT0)	EMI	EIM_D[15]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—FAST
D14		EMI	EIM_D[14]	
D13		EMI	EIM_D[13]	
D12		EMI	EIM_D[12]	
D11		EMI	EIM_D[11]	
D10		EMI	EIM_D[10]	
D9		EMI	EIM_D[9]	
D8		EMI	EIM_D[8]	
D7		EMI	EIM_D[7]	
D6		EMI	EIM_D[6]	
D5		EMI	EIM_D[5]	
D4		EMI	EIM_D[4]	
D3		EMI	EIM_D[3]	
D2		EMI	EIM_D[2]	
D1		EMI	EIM_D[1]	
D0		EMI	EIM_D[0]	
CSI_D8	ALT0	IPU	CSI_D[8]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—CFG (FAST)
	ALT1	KPP	COL[0]	
	ALT5	GPIO1	GPIO[20]	
	ALT7	ARM11P_TOP	EVNTBUS[13]	
CSI_D9	ALT0	IPU	CSI_D[9]	
	ALT1	KPP	COL[1]	
	ALT5	GPIO1	GPIO[21]	
	ALT7	ARM11P_TOP	EVNTBUS[14]	
CSI_D10	ALT0	IPU	CSI_D[10]	
	ALT1	KPP	COL[2]	
	ALT5	GPIO1	GPIO[22]	
	ALT7	ARM11P_TOP	EVNTBUS[15]	
CSI_D11	ALT0	IPU	CSI_D[11]	
	ALT1	KPP	COL[3]	
	ALT5	GPIO1	GPIO[23]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
CSI_D12	ALT0	IPU	CSI_D[12]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—CFG (FAST)
	ALT1	KPP	ROW[0]	
	ALT5	GPIO1	GPIO[24]	
CSI_D13	ALT0	IPU	CSI_D[13]	
	ALT1	KPP	ROW[1]	
	ALT5	GPIO1	GPIO[25]	
CSI_D14	ALT0	IPU	CSI_D[14]	
	ALT1	KPP	ROW[2]	
	ALT5	GPIO1	GPIO[26]	
CSI_D15	ALT0	IPU	CSI_D[15]	
	ALT1	KPP	ROW[3]	
	ALT5	GPIO1	GPIO[27]	
CSI_MCLK	ALT0	IPU	CSI_MCLK	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO1	GPIO[28]	
CSI_VSYNC	ALT0	IPU	CSI_VSYNC	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Keep) Slew Rate—CFG (FAST)
	ALT5	GPIO1	GPIO[29]	
CSI_HSYNC	ALT0	IPU	CSI_HSYNC	
	ALT5	GPIO1	GPIO[30]	
CSI_PIXCLK	ALT0	IPU	CSI_PIXCLK	
	ALT5	GPIO1	GPIO[31]	
I2C1_CLK	ALT0	I2C1	SCL	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Enabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT5	GPIO2	GPIO[24]	
	ALT6	CCM	USB_BYP_CLK	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
I2C1_DAT	ALT0	I2C1	SDA	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Enabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT5	GPIO2	GPIO[25]	
I2C2_CLK	ALT0	I2C2	SCL	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Enabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	CAN1	TXCAN	
	ALT2	USB_TOP	USBH2_PWR	
	ALT5	GPIO2	GPIO[26]	
	ALT6	SDMA	DEBUG_BUS_DEVICE[2]	
I2C2_DAT	ALT0	I2C2	SDA	
	ALT1	CAN1	RXCAN	
	ALT2	USB_TOP	USBH2_OC	
	ALT5	GPIO2	GPIO[27]	
	ALT6	SDMA	DEBUG_BUS_DEVICE[3]	
STXD4	ALT0	AUDMUX	AUD4_TXD	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT5	GPIO2	GPIO[28]	
	ALT7	ARM11P_TOP	ARM_COREASID0	
SRXD4	ALT0	AUDMUX	AUD4_RXD	
	ALT5	GPIO2	GPIO[29]	
	ALT7	ARM11P_TOP	ARM_COREASID1	
SCK4	ALT0	AUDMUX	AUD4_TXC	
	ALT5	GPIO2	GPIO[30]	
	ALT7	ARM11P_TOP	ARM_COREASID2	
STXFS4	ALT0	AUDMUX	AUD4_TXFS	
	ALT5	GPIO2	GPIO[31]	
	ALT7	ARM11P_TOP	ARM_COREASID3	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
STXD5	ALT0	AUDMUX	AUD5_TXD	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	SPDIF	SPDIF_OUT1	
	ALT2	CSPI2	MOSI	
	ALT5	GPIO1	GPIO[0]	
	ALT7	ARM11P_TOP	ARM_COREASID4	
SRXD5	ALT0	AUDMUX	AUD5_RXD	
	ALT1	SPDIF	SPDIF_IN1	
	ALT2	CSPI2	MISO	
	ALT5	GPIO1	GPIO[1]	
	ALT7	ARM11P_TOP	ARM_COREASID5	
SCK5	ALT0	AUDMUX	AUD5_TXC	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	SPDIF	SPDIF_EXTCLK	
	ALT2	CSPI2	SCLK	
	ALT5	GPIO1	GPIO[2]	
	ALT7	ARM11P_TOP	ARM_COREASID6	
STXFS5	ALT0	AUDMUX	AUD5_TXFS	
	ALT2	CSPI2	RDY	
	ALT5	GPIO1	GPIO[3]	
	ALT7	ARM11P_TOP	ARM_COREASID7	
SCKR	ALT0	ESAI	SCKR	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT5	GPIO1	GPIO[4]	
	ALT7	ARM11P_TOP	EVNTBUS[10]	
FSR	ALT0	ESAI	FSR	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT5	GPIO1	GPIO[5]	
	ALT7	ARM11P_TOP	EVNTBUS[11]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
HCKR	ALT0	ESAI	HCKR	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	AUDMUX	AUD5_RXFS	
	ALT2	CSPI2	SS0	
	ALT3	IPU	FLASH_STROBE	
	ALT5	GPIO1	GPIO[6]	
	ALT7	ARM11P_TOP	EVNTBUS[12]	
SCKT	ALT0	ESAI	SCKT	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT5	GPIO1	GPIO[7]	
	ALT6	IPU	CSI_D[0]	
	ALT7	KPP	ROW[2]	
FST	ALT0	ESAI	FST	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT5	GPIO1	GPIO[8]	
	ALT6	IPU	CSI_D[1]	
	ALT7	KPP	ROW[3]	
HCKT	ALT0	ESAI	HCKT	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	AUDMUX	AUD5_RXC	
	ALT5	GPIO1	GPIO[9]	
	ALT6	IPU	CSI_D[2]	
	ALT7	KPP	COL[3]	
TX5_RX0	ALT0	ESAI	TX5_RX0	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	AUDMUX	AUD4_RXC	
	ALT2	CSPI2	SS2	
	ALT3	CAN2	TXCAN	
	ALT4	UART2	DTR	
	ALT5	GPIO1	GPIO[10]	
	ALT7	EMI	M3IF_CHOSEN_MASTER_0	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
TX4_RX1	ALT0	ESAI	TX4_RX1	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	AUDMUX	AUD4_RXFS	
	ALT2	CSPI2	SS3	
	ALT3	CAN2	RXCAN	
	ALT4	UART2	DSR	
	ALT5	GPIO1	GPIO[11]	
	ALT6	IPU	CSI_D[3]	
	ALT7	KPP	ROW[0]	
TX3_RX2	ALT0	ESAI	TX3_RX2	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	I2C3	SCL	
	ALT3	EMI	NANDF_CE1	
	ALT5	GPIO1	GPIO[12]	
	ALT6	IPU	CSI_D[4]	
	ALT7	KPP	ROW[1]	
TX2_RX3	ALT0	ESAI	TX2_RX3	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	I2C3	SDA	
	ALT3	EMI	NANDF_CE2	
	ALT5	GPIO1	GPIO[13]	
	ALT6	IPU	CSI_D[5]	
	ALT7	KPP	COL[0]	
TX1	ALT0	ESAI	TX1	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	CCM	PMIC_RDY	
	ALT2	CSPI1	SS2	
	ALT3	EMI	NANDF_CE3	
	ALT4	UART2	RI	
	ALT5	GPIO1	GPIO[14]	
	ALT6	IPU	CSI_D[6]	
	ALT7	KPP	COL[1]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
TX0	ALT0	ESAI	TX0	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	SPDIF	SPDIF_EXTCLK	
	ALT2	CSPI1	SS3	
	ALT3	EMI	DTACK_B	
	ALT4	UART2	DCD	
	ALT5	GPIO1	GPIO[15]	
	ALT6	IPU	CSI_D[7]	
	ALT7	KPP	COL[2]	
CSPI1_MOSI	ALT0	CSPI1	MOSI	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT5	GPIO1	GPIO[16]	
	ALT7	ECT	CTI_TRIG_OUT1_2	
CSPI1_MISO	ALT0	CSPI1	MISO	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT5	GPIO1	GPIO[17]	
	ALT7	ECT	CTI_TRIG_OUT1_3	
CSPI1_SS0	ALT0	CSPI1	SS0	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	OWIRE	LINE	
	ALT2	CSPI2	SS3	
	ALT5	GPIO1	GPIO[18]	
	ALT7	ECT	CTI_TRIG_OUT1_4	
CSPI1_SS1	ALT0	CSPI1	SS1	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	PWM	PWMO	
	ALT2	CCM	CLK32K	
	ALT5	GPIO1	GPIO[19]	
	ALT6	IPU	DIAGB[29]	
	ALT7	ECT	CTI_TRIG_OUT1_5	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
CSPI1_SCLK	ALT0	CSPI1	SCLK	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT5	GPIO3	GPIO[4]	
	ALT6	IPU	DIAGB[30]	
	ALT7	EMI	M3IF_CHOSEN_MASTER_1	
CSPI1_SPI_RDY	ALT0	CSPI1	RDY	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT5	GPIO3	GPIO[5]	
	ALT6	IPU	DIAGB[31]	
	ALT7	EMI	M3IF_CHOSEN_MASTER_2	
RXD1	ALT0	UART1	RXD_MUX	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	CSPI2	MOSI	
	ALT4	KPP	COL[4]	
	ALT5	GPIO3	GPIO[6]	
	ALT7	ARM11P_TOP	EVNTBUS[16]	
TXD1	ALT0	UART1	TXD_MUX	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	CSPI2	MISO	
	ALT4	KPP	COL[5]	
	ALT5	GPIO3	GPIO[7]	
	ALT7	ARM11P_TOP	EVNTBUS[17]	
RTS1	ALT0	UART1	RTS	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	CSPI2	SCLK	
	ALT2	I2C3	SCL	
	ALT3	IPU	CSI_D[0]	
	ALT4	KPP	COL[6]	
	ALT5	GPIO3	GPIO[8]	
	ALT6	EMI	NANDF_CE1	
	ALT7	ARM11P_TOP	EVNTBUS[18]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
CTS1	ALT0	UART1	CTS	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	CSPI2	RDY	
	ALT2	I2C3	SDA	
	ALT3	IPU	CSI_D[1]	
	ALT4	KPP	COL[7]	
	ALT5	GPIO3	GPIO[9]	
	ALT6	EMI	NANDF_CE2	
	ALT7	ARM11P_TOP	EVNTBUS[19]	
RXD2	ALT0	UART2	RXD_MUX	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT4	KPP	ROW[4]	
	ALT5	GPIO3	GPIO[10]	
TXD2	ALT0	UART2	TXD_MUX	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	SPDIF	SPDIF_EXTCLK	
	ALT4	KPP	ROW[5]	
	ALT5	GPIO3	GPIO[11]	
RTS2	ALT0	UART2	RTS	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	SPDIF	SPDIF_IN1	
	ALT2	CAN2	RXCAN	
	ALT3	IPU	CSI_D[2]	
	ALT4	KPP	ROW[6]	
	ALT5	GPIO3	GPIO[12]	
	ALT6	AUDMUX	AUD5_RXC	
	ALT7	UART3	RXD_MUX	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
CTS2	ALT0	UART2	CTS	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	SPDIF	SPDIF_OUT1	
	ALT2	CAN2	TXCAN	
	ALT3	IPU	CSI_D[3]	
	ALT4	KPP	ROW[7]	
	ALT5	GPIO3	GPIO[13]	
	ALT6	AUDMUX	AUD5_RXFS	
	ALT7	UART3	TXD_MUX	
RTCK	No Muxing (ALT0)	ARM11P_TOP	RTCK	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—FAST
TCK	No Muxing (ALT0)	SJC	TCK	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—CFG (SLOW)
TMS		SJC	TMS	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—CFG (SLOW)
TDI		SJC	TDI	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
TDO	No Muxing (ALT0)	SJC	TDO	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—Disabled Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—CFG (FAST)
TRSTB		SJC	TRSTB	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—CFG (SLOW)
DE_B		SJC	DE_B	
SJC_MOD	No Muxing (ALT0)	SJC	MOD	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—CFG (SLOW)
USBPHY1_VBUS	No Muxing (ALT0)	USBPHY_UTMI	USBPHY1_VBUS	Hysteresis Enable—NA Drive Strength—Nominal Pull / Keep Enable—NA Pull Up / Down Configuration—NA Open Drain Enable—Disabled Drive Voltage Select—NA Pull / Keep Select—NA Slew Rate—NA
USBPHY1_DP		USBPHY_UTMI	USBPHY1_DP	
USBPHY1_DM		USBPHY_UTMI	USBPHY1_DM	
USBPHY1_UID		USBPHY_UTMI	USBPHY1_UID	
USBPHY1_RREF		USBPHY_UTMI	USBPHY1_RREF	
USBPHY2_DM		USBXCVR	USBPHY2_DM	
USBPHY2_DP		USBXCVR	USBPHY2_DP	
USBOTG_PWR	ALT0	USB_TOP	USBOTG_PWR	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	USB_TOP	USBH2_PWR	
	ALT5	GPIO3	GPIO[14]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
USBOTG_OC	ALT0	USB_TOP	USBOTG_OC	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	USB_TOP	USBH2_OC	
	ALT5	GPIO3	GPIO[15]	
LD0	ALT0	IPU	DISPB_DAT[0]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO2	GPIO[0]	
	ALT6	SDMA	SDMA_DEBUG_PC_0	
LD1	ALT0	IPU	DISPB_DAT[1]	
	ALT5	GPIO2	GPIO[1]	
	ALT6	SDMA	SDMA_DEBUG_PC_1	
LD2	ALT0	IPU	DISPB_DAT[2]	
	ALT5	GPIO2	GPIO[2]	
	ALT6	SDMA	SDMA_DEBUG_PC_2	
LD3	ALT0	IPU	DISPB_DAT[3]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO2	GPIO[3]	
	ALT6	SDMA	SDMA_DEBUG_PC_3	
LD4	ALT0	IPU	DISPB_DAT[4]	
	ALT5	GPIO2	GPIO[4]	
	ALT6	SDMA	SDMA_DEBUG_PC_4	
LD5	ALT0	IPU	DISPB_DAT[5]	
	ALT5	GPIO2	GPIO[5]	
	ALT6	SDMA	SDMA_DEBUG_PC_5	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
LD6	ALT0	IPU	DISPB_DAT[6]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO2	GPIO[6]	
	ALT6	SDMA	SDMA_DEBUG_PC_6	
LD7	ALT0	IPU	DISPB_DAT[7]	
	ALT5	GPIO2	GPIO[7]	
	ALT6	SDMA	SDMA_DEBUG_PC_7	
LD8	ALT0	IPU	DISPB_DAT[8]	
	ALT5	GPIO2	GPIO[8]	
	ALT6	SDMA	SDMA_DEBUG_PC_8	
LD9	ALT0	IPU	DISPB_DAT[9]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO2	GPIO[9]	
	ALT6	SDMA	SDMA_DEBUG_PC_9	
LD10	ALT0	IPU	DISPB_DAT[10]	
	ALT5	GPIO2	GPIO[10]	
	ALT6	SDMA	SDMA_DEBUG_PC_10	
LD11	ALT0	IPU	DISPB_DAT[11]	
	ALT5	GPIO2	GPIO[11]	
	ALT6	SDMA	SDMA_DEBUG_PC_11	
	ALT7	ARM11P_TOP	TRACE[4]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
LD12	ALT0	IPU	DISPB_DAT[12]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO2	GPIO[12]	
	ALT6	SDMA	SDMA_DEBUG_PC_12	
	ALT7	ARM11P_TOP	TRACE[5]	
LD13	ALT0	IPU	DISPB_DAT[13]	
	ALT5	GPIO2	GPIO[13]	
	ALT6	SDMA	SDMA_DEBUG_PC_13	
	ALT7	ARM11P_TOP	TRACE[6]	
LD14	ALT0	IPU	DISPB_DAT[14]	
	ALT5	GPIO2	GPIO[14]	
	ALT6	SDMA	SDMA_DEBUG_EVENT_CHANNEL_0	
	ALT7	ARM11P_TOP	TRACE[7]	
LD15	ALT0	IPU	DISPB_DAT[15]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO2	GPIO[15]	
	ALT6	SDMA	SDMA_DEBUG_EVENT_CHANNEL_1	
	ALT7	ARM11P_TOP	TRACE[8]	
LD16	ALT0	IPU	DISPB_DAT[16]	
	ALT2	IPU	DISPB_D12_VSYNC	
	ALT5	GPIO2	GPIO[16]	
	ALT6	SDMA	SDMA_DEBUG_EVENT_CHANNEL_2	
	ALT7	ARM11P_TOP	TRACE[9]	
LD17	ALT0	IPU	DISPB_DAT[17]	
	ALT2	IPU	DISPB_CS2	
	ALT5	GPIO2	GPIO[17]	
	ALT6	SDMA	SDMA_DEBUG_EVENT_CHANNEL_3	
	ALT7	ARM11P_TOP	TRACE[10]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
LD18	ALT0	IPU	DISPB_DAT[18]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	IPU	DISPB_D0_VSYNC	
	ALT2	IPU	DISPB_D12_VSYNC	
	ALT3	ESDHC3	CMD	
	ALT4	USB_TOP	USBOTG_DATA[3]	
	ALT5	GPIO3	GPIO[24]	
	ALT6	SDMA	SDMA_DEBUG_EVENT_CHANNEL_4	
	ALT7	ARM11P_TOP	TRACE[11]	
LD19	ALT0	IPU	DISPB_DAT[19]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	IPU	DISPB_BCLK	
	ALT2	IPU	DISPB_CS1	
	ALT3	ESDHC3	CLK	
	ALT4	USB_TOP	USBOTG_DIR	
	ALT5	GPIO3	GPIO[25]	
	ALT6	SDMA	SDMA_DEBUG_EVENT_CHANNEL_5	
	ALT7	ARM11P_TOP	TRACE[12]	
LD20	ALT0	IPU	DISPB_DAT[20]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	IPU	DISPB_CS0	
	ALT2	IPU	DISPB_SD_CLK	
	ALT3	ESDHC3	DAT0	
	ALT5	GPIO3	GPIO[26]	
	ALT6	SDMA	SDMA_DEBUG_CORE_STATUS_3	
	ALT7	ARM11P_TOP	TRACE[13]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
LD21	ALT0	IPU	DISPB_DAT[21]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	IPU	DISPB_PAR_RS	
	ALT2	IPU	DISPB_SER_RS	
	ALT3	ESDHC3	DAT1	
	ALT4	USB_TOP	USBOTG_STP	
	ALT5	GPIO3	GPIO[27]	
	ALT6	SDMA	DEBUG_EVENT_CHANNEL_SEL	
	ALT7	ARM11P_TOP	TRACE[14]	
LD22	ALT0	IPU	DISPB_DAT[22]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	IPU	DISPB_WR	
	ALT2	IPU	DISPB_SD_D_I	
	ALT3	ESDHC3	DAT2	
	ALT4	USB_TOP	USBOTG_NXT	
	ALT5	GPIO3	GPIO[28]	
	ALT6	SDMA	DEBUG_BUS_ERROR	
	ALT7	ARM11P_TOP	TRCTL	
LD23	ALT0	IPU	DISPB_DAT[23]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	IPU	DISPB_RD	
	ALT2	IPU	DISPB_SD_D_IO	
	ALT3	ESDHC3	DAT3	
	ALT4	USB_TOP	USBOTG_DATA[7]	
	ALT5	GPIO3	GPIO[29]	
	ALT6	SDMA	DEBUG_MATCHED_DMBUS	
	ALT7	ARM11P_TOP	TRCLK	
D3_HSYNC	ALT0	IPU	DISPB_D3_HSYNC	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT2	IPU	DISPB_SD_D_IO	
	ALT5	GPIO3	GPIO[30]	
	ALT6	SDMA	DEBUG_RTBUFFER_WRITE	
	ALT7	ARM11P_TOP	TRACE[15]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
D3_FPSHIFT	ALT0	IPU	DISPB_D3_CLK	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT2	IPU	DISPB_SD_CLK	
	ALT5	GPIO3	GPIO[31]	
	ALT6	SDMA	SDMA_DEBUG_CORE_STATUS_0	
	ALT7	ARM11P_TOP	TRACE[16]	
D3_DRDY	ALT0	IPU	DISPB_D3_DRDY	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT2	IPU	DISPB_SD_D_O	
	ALT5	GPIO1	GPIO[0]	
	ALT6	SDMA	SDMA_DEBUG_CORE_STATUS_1	
	ALT7	ARM11P_TOP	TRACE[17]	
CONTRAST	ALT0	IPU	DISPB_CONTR	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO1	GPIO[1]	
	ALT6	SDMA	SDMA_DEBUG_CORE_STATUS_2	
	ALT7	ARM11P_TOP	TRACE[18]	
D3_VSYNC	ALT0	IPU	DISPB_D3_VSYNC	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT2	IPU	DISPB_CS1	
	ALT5	GPIO1	GPIO[2]	
	ALT6	SDMA	DEBUG_YIELD	
	ALT7	ARM11P_TOP	TRACE[19]	
D3_REV	ALT0	IPU	DISPB_D3_REV	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT2	IPU	DISPB_SER_RS	
	ALT5	GPIO1	GPIO[3]	
	ALT6	SDMA	DEBUG_BUS_RWB	
	ALT7	ARM11P_TOP	TRACE[20]	
D3_CLS	ALT0	IPU	DISPB_D3_CLS	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT2	IPU	DISPB_CS2	
	ALT5	GPIO1	GPIO[4]	
	ALT6	SDMA	DEBUG_BUS_DEVICE[0]	
	ALT7	ARM11P_TOP	TRACE[21]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
D3_SPL	ALT0	IPU	DISPB_D3_SPL	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT2	IPU	DISPB_D12_VSYNC	
	ALT5	GPIO1	GPIO[5]	
	ALT6	SDMA	DEBUG_BUS_DEVICE[1]	
	ALT7	ARM11P_TOP	TRACE[22]	
SD1_CMD	ALT0	ESDHC1	CMD	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	MSHC	SCLK	
	ALT3	IPU	DISPB_D0_VSYNC	
	ALT4	USB_TOP	USBOTG_DATA[4]	
	ALT5	GPIO1	GPIO[6]	
	ALT7	ARM11P_TOP	TRCTL	
SD1_CLK	ALT0	ESDHC1	CLK	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	MSHC	BS	
	ALT3	IPU	DISPB_BCLK	
	ALT4	USB_TOP	USBOTG_DATA[5]	
	ALT5	GPIO1	GPIO[7]	
	ALT7	ARM11P_TOP	TRCLK	
SD1_DATA0	ALT0	ESDHC1	DAT0	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	MSHC	DATA[0]	
	ALT3	IPU	DISPB_CS0	
	ALT4	USB_TOP	USBOTG_DATA[6]	
	ALT5	GPIO1	GPIO[8]	
	ALT7	ARM11P_TOP	TRACE[23]	
SD1_DATA1	ALT0	ESDHC1	DAT1	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	MSHC	DATA[1]	
	ALT3	IPU	DISPB_PAR_RS	
	ALT4	USB_TOP	USBOTG_DATA[0]	
	ALT5	GPIO1	GPIO[9]	
	ALT7	ARM11P_TOP	TRACE[24]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
SD1_DATA2	ALT0	ESDHC1	DAT2	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	MSHC	DATA[2]	
	ALT3	IPU	DISPB_WR	
	ALT4	USB_TOP	USBOTG_DATA[1]	
	ALT5	GPIO1	GPIO[10]	
	ALT7	ARM11P_TOP	TRACE[25]	
SD1_DATA3	ALT0	ESDHC1	DAT3	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	MSHC	DATA[3]	
	ALT3	IPU	DISPB_RD	
	ALT4	USB_TOP	USBOTG_DATA[2]	
	ALT5	GPIO1	GPIO[11]	
	ALT7	ARM11P_TOP	TRACE[26]	
SD2_CMD	ALT0	ESDHC2	CMD	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	I2C3	SCL	
	ALT2	ESDHC1	DAT4	
	ALT3	IPU	CSI_D[2]	
	ALT4	USB_TOP	USBH2_DATA[4]	
	ALT5	GPIO2	GPIO[0]	
	ALT6	SPDIF	SPDIF_OUT1	
	ALT7	IPU	DISPB_D12_VSYNC	
SD2_CLK	ALT0	esdhc2	CLK	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	I2C3	SDA	
	ALT2	ESDHC1	DAT5	
	ALT3	IPU	CSI_D[3]	
	ALT4	USB_TOP	USBH2_DATA[5]	
	ALT5	GPIO2	GPIO[1]	
	ALT6	SPDIF	SPDIF_IN1	
	ALT7	IPU	DISPB_CS2	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
SD2_DATA0	ALT0	ESDHC2	DAT0	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	UART3	RXD_MUX	
	ALT2	ESDHC1	DAT6	
	ALT3	IPU	CSI_D[4]	
	ALT4	USB_TOP	USBH2_DATA[6]	
	ALT5	GPIO2	GPIO[2]	
	ALT6	SPDIF	SPDIF_EXTCLK	
SD2_DATA1	ALT0	ESDHC2	DAT1	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	UART3	TXD_MUX	
	ALT2	ESDHC1	DAT7	
	ALT3	IPU	CSI_D[5]	
	ALT4	USB_TOP	USBH2_DATA[0]	
	ALT5	GPIO2	GPIO[3]	
SD2_DATA2	ALT0	ESDHC2	DAT2	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (47 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	UART3	RTS	
	ALT2	CAN1	RXCAN	
	ALT3	IPU	CSI_D[6]	
	ALT4	USB_TOP	USBH2_DATA[1]	
	ALT5	GPIO2	GPIO[4]	
SD2_DATA3	ALT0	ESDHC2	DAT3	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (High) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT1	UART3	CTS	
	ALT2	CAN1	TXCAN	
	ALT3	IPU	CSI_D[7]	
	ALT4	USB_TOP	USBH2_DATA[2]	
	ALT5	GPIO2	GPIO[5]	
ATA_CS0	ALT0	ATA	CS0	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	CSPI1	SS3	
	ALT3	IPU	DISPB_CS1	
	ALT5	GPIO2	GPIO[6]	
	ALT6	IPU	DIAGB[0]	
	ALT7	ARM11P_TOP	MAX1_HMASTER_0	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
ATA_CS1	ALT0	ATA	CS1	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT3	IPU	DISPB_CS2	
	ALT4	CSPI2	SS0	
	ALT5	GPIO2	GPIO[7]	
	ALT6	IPU	DIAGB[1]	
	ALT7	ARM11P_TOP	MAX1_HMASTER_1	
ATA_DIOR	ALT0	ATA	DIOR	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT0	
	ALT2	USB_TOP	USBOTG_DIR	
	ALT3	IPU	DISPB_BE0	
	ALT4	CSPI2	SS1	
	ALT5	GPIO2	GPIO[8]	
	ALT6	IPU	DIAGB[2]	
	ALT7	ARM11P_TOP	MAX1_HMASTER_2	
ATA_DIOW	ALT0	ATA	DIOW	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT1	
	ALT2	USB_TOP	USBOTG_STP	
	ALT3	IPU	DISPB_BE1	
	ALT4	CSPI2	MOSI	
	ALT5	GPIO2	GPIO[9]	
	ALT6	IPU	DIAGB[3]	
	ALT7	ARM11P_TOP	MAX1_HMASTER_3	
ATA_DMACK	ALT0	ATA	DMACK	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT2	
	ALT2	USB_TOP	USBOTG_NXT	
	ALT4	CSPI2	MISO	
	ALT5	GPIO2	GPIO[10]	
	ALT6	IPU	DIAGB[4]	
	ALT7	ARM11P_TOP	MAX0_HMASTER_0	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
ATA_RESET_B	ALT0	ATA	RESET_B	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT3	
	ALT2	USB_TOP	USBOTG_DATA[0]	
	ALT3	IPU	DISPB_SD_D_O	
	ALT4	CSPI2	RDY	
	ALT5	GPIO2	GPIO[11]	
	ALT6	IPU	DIAGB[5]	
	ALT7	ARM11P_TOP	MAX0_HMASTER_1	
ATA_IORDY	ALT0	ATA	IORDY	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT4	
	ALT2	USB_TOP	USBOTG_DATA[1]	
	ALT3	IPU	DISPB_SD_D_IO	
	ALT4	ESDHC2	DAT4	
	ALT5	GPIO2	GPIO[12]	
	ALT6	IPU	DIAGB[6]	
	ALT7	ARM11P_TOP	MAX0_HMASTER_2	
ATA_DATA0	ALT0	ATA	DATA[0]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT5	
	ALT2	USB_TOP	USBOTG_DATA[2]	
	ALT3	IPU	DISPB_D12_VSYNC	
	ALT4	ESDHC2	DAT5	
	ALT5	GPIO2	GPIO[13]	
	ALT6	IPU	DIAGB[7]	
	ALT7	ARM11P_TOP	MAX0_HMASTER_3	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
ATA_DATA1	ALT0	ATA	DATA[1]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT6	
	ALT2	USB_TOP	USBOTG_DATA[3]	
	ALT3	IPU	DISPB_SD_CLK	
	ALT4	ESDHC2	DAT6	
	ALT5	GPIO2	GPIO[14]	
	ALT6	IPU	DIAGB[8]	
	ALT7	ARM11P_TOP	TRACE[27]	
ATA_DATA2	ALT0	ATA	DATA[2]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	DAT7	
	ALT2	USB_TOP	USBOTG_DATA[4]	
	ALT3	IPU	DISPB_SER_RS	
	ALT4	ESDHC2	DAT7	
	ALT5	GPIO2	GPIO[15]	
	ALT6	IPU	DIAGB[9]	
	ALT7	ARM11P_TOP	TRACE[28]	
ATA_DATA3	ALT0	ATA	DATA[3]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	CLK	
ATA_DATA3	ALT2	USB_TOP	USBOTG_DATA[5]	
	ALT4	CSPI2	SCLK	
	ALT5	GPIO2	GPIO[16]	
	ALT6	IPU	DIAGB[10]	
	ALT7	ARM11P_TOP	TRACE[29]	
ATA_DATA4	ALT0	ATA	DATA[4]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC3	CMD	
	ALT2	USB_TOP	USBOTG_DATA[6]	
	ALT5	GPIO2	GPIO[17]	
	ALT6	IPU	DIAGB[11]	
	ALT7	ARM11P_TOP	TRACE[30]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
ATA_DATA5	ALT0	ATA	DATA[5]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT2	USB_TOP	USBOTG_DATA[7]	
	ALT5	GPIO2	GPIO[18]	
	ALT6	IPU	DIAGB[12]	
	ALT7	ARM11P_TOP	TRACE[31]	
ATA_DATA6	ALT0	ATA	DATA[6]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	CAN1	TXCAN	
	ALT2	UART1	DTR	
	ALT3	AUDMUX	AUD6_TXD	
	ALT5	GPIO2	GPIO[19]	
	ALT6	IPU	DIAGB[13]	
ATA_DATA7	ALT0	ATA	DATA[7]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	CAN1	RXCAN	
	ALT2	UART1	DSR	
	ALT3	AUDMUX	AUD6_RXD	
	ALT5	GPIO2	GPIO[20]	
	ALT6	IPU	DIAGB[14]	
ATA_DATA8	ALT0	ATA	DATA[8]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	UART3	RTS	
	ALT2	UART1	RI	
	ALT3	AUDMUX	AUD6_TXC	
	ALT5	GPIO2	GPIO[21]	
	ALT6	IPU	DIAGB[15]	
ATA_DATA9	ALT0	ATA	DATA[9]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	UART3	CTS	
	ALT2	UART1	DCD	
	ALT3	AUDMUX	AUD6_TXFS	
	ALT5	GPIO2	GPIO[22]	
	ALT6	IPU	DIAGB[16]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
ATA_DATA10	ALT0	ATA	DATA[10]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	UART3	RXD_MUX	
	ALT3	AUDMUX	AUD6_RXC	
	ALT5	GPIO2	GPIO[23]	
	ALT6	IPU	DIAGB[17]	
ATA_DATA11	ALT0	ATA	DATA[11]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	UART3	TXD_MUX	
	ALT3	AUDMUX	AUD6_RXFS	
	ALT5	GPIO2	GPIO[24]	
	ALT6	IPU	DIAGB[18]	
ATA_DATA12	ALT0	ATA	DATA[12]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	I2C3	SCL	
	ALT5	GPIO2	GPIO[25]	
	ALT6	IPU	DIAGB[19]	
ATA_DATA13	ALT0	ATA	DATA[13]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—SLOW
	ALT1	I2C3	SDA	
	ALT5	GPIO2	GPIO[26]	
	ALT6	IPU	DIAGB[20]	
ATA_DATA14	ALT0	ATA	DATA[14]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[0]	
	ALT3	KPP	ROW[0]	
	ALT5	GPIO2	GPIO[27]	
	ALT6	IPU	DIAGB[21]	
ATA_DATA15	ALT0	ATA	DATA[15]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[1]	
	ALT3	KPP	ROW[1]	
	ALT5	GPIO2	GPIO[28]	
	ALT6	IPU	DIAGB[22]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
ATA_INTRQ	ALT0	ATA	INTRQ	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[2]	
	ALT3	KPP	ROW[2]	
	ALT5	GPIO2	GPIO[29]	
	ALT6	IPU	DIAGB[23]	
ATA_BUFF_EN	ALT0	ATA	BUFFER_EN	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[3]	
	ALT3	KPP	ROW[3]	
	ALT5	GPIO2	GPIO[30]	
	ALT6	IPU	DIAGB[24]	
ATA_DMARQ	ALT0	ATA	DMARQ	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[4]	
	ALT3	KPP	COL[0]	
	ALT5	GPIO2	GPIO[31]	
	ALT6	IPU	DIAGB[25]	
	ALT7	ECT	CTI_TRIG_IN1_4	
ATA_DA0	ALT0	ATA	DA_0	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[5]	
	ALT3	KPP	COL[1]	
	ALT5	GPIO3	GPIO[0]	
	ALT6	IPU	DIAGB[26]	
	ALT7	ECT	CTI_TRIG_IN1_5	
ATA_DA1	ALT0	ATA	DA_1	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[6]	
	ALT3	KPP	COL[2]	
	ALT5	GPIO3	GPIO[1]	
	ALT6	IPU	DIAGB[27]	
	ALT7	ECT	CTI_TRIG_IN1_6	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
ATA_DA2	ALT0	ATA	DA_2	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[7]	
	ALT3	KPP	COL[3]	
	ALT5	GPIO3	GPIO[2]	
	ALT6	IPU	DIAGB[28]	
	ALT7	ECT	CTI_TRIG_IN1_7	
TTM_PAD	No Muxing (ALT0)	THERMAL_RES	TTM_PAD	Hysteresis Enable—Disabled Drive Strength—Nominal Pull / Keep Enable—Disabled Pull Up / Down Configuration—100 KΩ PU Open Drain Enable—Disabled Drive Voltage Select—NA Pull / Keep Select—Pull Slew Rate—SLOW
MLB_CLK	ALT0	MLB	MLBCLK	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO3	GPIO[3]	
MLB_DAT	ALT0	MLB	MLBDAT	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO3	GPIO[4]	
MLB_SIG	ALT0	MLB	MLBSIG	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (FAST)
	ALT5	GPIO3	GPIO[5]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
FEC_TX_CLK	ALT0	FEC	TX_CLK	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC1	DAT4	
	ALT2	UART3	RXD_MUX	
	ALT3	USB_TOP	USBH2_DIR	
	ALT4	CSPI2	MOSI	
	ALT5	GPIO3	GPIO[6]	
	ALT6	IPU	DISPB_D12_VSYNC	
	ALT7	ARM11P_TOP	EVNTBUS[0]	
FEC_RX_CLK	ALT0	FEC	RX_CLK	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC1	DAT5	
	ALT2	UART3	TXD_MUX	
	ALT3	USB_TOP	USBH2_STP	
	ALT4	CSPI2	MISO	
	ALT5	GPIO3	GPIO[7]	
	ALT6	IPU	DISPB_SD_D_I	
	ALT7	ARM11P_TOP	EVNTBUS[1]	
FEC_RX_DV	ALT0	FEC	RX_DV	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC1	DAT6	
	ALT2	UART3	RTS	
	ALT3	USB_TOP	USBH2_NXT	
	ALT4	CSPI2	SCLK	
	ALT5	GPIO3	GPIO[8]	
	ALT6	IPU	DISPB_SD_CLK	
	ALT7	ARM11P_TOP	EVNTBUS[2]	
FEC_COL	ALT0	FEC	COL	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	ESDHC1	DAT7	
	ALT2	UART3	CTS	
	ALT3	USB_TOP	USBH2_DATA[0]	
	ALT4	CSPI2	RDY	
	ALT5	GPIO3	GPIO[9]	
	ALT6	IPU	DISPB_SER_RS	
	ALT7	ARM11P_TOP	EVNTBUS[3]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
FEC_RDATA0	ALT0	FEC	RDATA[0]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	PWM	PWMO	
	ALT2	UART3	DTR	
	ALT3	USB_TOP	USBH2_DATA[1]	
	ALT4	CSPI2	SS0	
	ALT5	GPIO3	GPIO[10]	
	ALT6	IPU	DISPB_CS1	
	ALT7	ARM11P_TOP	EVNTBUS[4]	
FEC_TDATA0	ALT0	FEC	TDATA[0]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	SPDIF	SPDIF_OUT1	
	ALT2	UART3	DSR	
	ALT3	USB_TOP	USBH2_DATA[2]	
	ALT4	CSPI2	SS1	
	ALT5	GPIO3	GPIO[11]	
	ALT6	IPU	DISPB_CS0	
	ALT7	ARM11P_TOP	EVNTBUS[5]	
FEC_TX_EN	ALT0	FEC	TX_EN	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	SPDIF	SPDIF_IN1	
	ALT2	UART3	RI	
	ALT3	USB_TOP	USBH2_DATA[3]	
	ALT5	GPIO3	GPIO[12]	
	ALT6	IPU	DISPB_PAR_RS	
	ALT7	ARM11P_TOP	EVNTBUS[6]	
FEC_MDC	ALT0	FEC	MDC	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	CAN2	TXCAN	
	ALT2	UART3	DCD	
	ALT3	USB_TOP	USBH2_DATA[4]	
	ALT5	GPIO3	GPIO[13]	
	ALT6	IPU	DISPB_WR	
	ALT7	ARM11P_TOP	EVNTBUS[7]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
FEC_MDIO	ALT0	FEC	MDIO	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (22 KΩ PU) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	CAN2	RXCAN	
	ALT3	USB_TOP	USBH2_DATA[5]	
	ALT5	GPIO3	GPIO[14]	
	ALT6	IPU	DISPB_RD	
	ALT7	ARM11P_TOP	EVNTBUS[8]	
FEC_TX_ERR	ALT0	FEC	TX_ERR	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	OWIRE	LINE	
	ALT2	SPDIF	SPDIF_EXTCLK	
	ALT3	USB_TOP	USBH2_DATA[6]	
	ALT5	GPIO3	GPIO[15]	
	ALT6	IPU	DISPB_D0_VSYNC	
	ALT7	ARM11P_TOP	EVNTBUS[9]	
FEC_RX_ERR	ALT0	FEC	RX_ERR	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[0]	
	ALT3	USB_TOP	USBH2_DATA[7]	
	ALT4	KPP	COL[4]	
	ALT5	GPIO3	GPIO[16]	
	ALT6	IPU	DISPB_SD_D_IO	
FEC_CRS	ALT0	FEC	CRS	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[1]	
	ALT3	USB_TOP	USBH2_PWR	
	ALT4	KPP	COL[5]	
	ALT5	GPIO3	GPIO[17]	
	ALT6	IPU	FLASH_STROBE	
FEC_RDATA1	ALT0	FEC	RDATA[1]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[2]	
	ALT2	AUDMUX	AUD6_RXC	
	ALT3	USB_TOP	USBH2_OC	
	ALT4	KPP	COL[6]	
	ALT5	GPIO3	GPIO[18]	
	ALT6	IPU	DISPB_BE0	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
FEC_TDATA1	ALT0	FEC	TDATA[1]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—CFG (Disabled) Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[3]	
	ALT2	AUDMUX	AUD6_RXFS	
	ALT4	KPP	COL[7]	
	ALT5	GPIO3	GPIO[19]	
	ALT6	IPU	DISPB_BE1	
FEC_RDATA2	ALT0	FEC	RDATA[2]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[4]	
	ALT2	AUDMUX	AUD6_TXD	
	ALT4	KPP	ROW[4]	
	ALT5	GPIO3	GPIO[20]	
FEC_TDATA2	ALT0	FEC	TDATA[2]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[5]	
	ALT2	AUDMUX	AUD6_RXD	
	ALT4	KPP	ROW[5]	
	ALT5	GPIO3	GPIO[21]	
FEC_RDATA3	ALT0	FEC	RDATA[3]	Hysteresis Enable—CFG (Enabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[6]	
	ALT2	AUDMUX	AUD6_TXC	
	ALT4	KPP	ROW[6]	
	ALT5	GPIO3	GPIO[22]	
FEC_TDATA3	ALT0	FEC	TDATA[3]	Hysteresis Enable—CFG (Disabled) Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Disabled) Pull Up / Down Configuration—CFG (100 KΩ PD) Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—CFG (Pull) Slew Rate—CFG (SLOW)
	ALT1	IPU	CSI_D[7]	
	ALT2	AUDMUX	AUD6_TXFS	
	ALT4	KPP	ROW[7]	
	ALT5	GPIO3	GPIO[23]	

Table 4-14. i.MX35 Detailed Pin Muxing (Continued)

Pin Name	Mode	Instance	Port	Pad Settings
EXT_ARMCLK	No Muxing (ALT0)	CCM	EXT_ARMCLK	Hysteresis Enable—Disabled Drive Strength—CFG (Nominal) Pull / Keep Enable—CFG (Enabled) Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—FAST
TEST_MODE		TCU	TEST_MODE	Hysteresis Enable—Enabled Drive Strength—CFG (Nominal) Pull / Keep Enable—Enabled Pull Up / Down Configuration—100 KΩ PD Open Drain Enable—Disabled Drive Voltage Select—CFG (3.3 V) Pull / Keep Select—Pull Slew Rate—SLOW

Chapter 5
Clock Distribution

5.1 Introduction

This chapter provides programmers with complementary documentation on the programming model of the i.MX35 clock distribution. The following information is included:

- Global clock architecture
- Clock divider registers (frequency scaling)

This clock distribution diagrams are the initial clock descriptions to be used in the design and integration of the device. The details and register locations may change as the integration is implemented.

5.2 Overview

The description of the clock architecture is essentially based on a series of block diagrams, Figure 5-1 through Figure 5-10, showing the different levels of abstraction from the top level down to block levels.

5.3 Legend



Figure 5-1. Block Diagram Legend

5.4 Clock Generation and Distribution



Figure 5-2. Top-Level Diagram



Figure 5-3. DPLLs



Figure 5-4. Clock Generation



Figure 5-5. IPG Baud Clocks Generation



Figure 5-6. CKO Multiplexing Diagram



Figure 5-7. ARM11P Core Clocks



Figure 5-8. IPU



Figure 5-9. MLB



Figure 5-10. Audio Clock Mux Structure

Chapter 6
Reset

6.1 Reset Type/Source

The reset types for the i.MX35 are as follows:

- Power-on-reset (POR)
- System reset
- Watchdog timer (WDOG) reset
- JTAG reset

The reset sequence is controlled by the clock controller module (CCM). See Section 14.4.2, “Reset Controller,” in Chapter 14, “Clock Controller Module (CCM),” for more information on the reset controller. The reset sequence continues to cycle, dependent on the low-frequency clock signal, CKIL. If a CKIL clock is not detected, the reset sequence waits until the CKIL clock is detected.

The reset sequence also checks for the following conditions before each step:

- IIM fuse read-completion flag
- NFC boot code copy completed

6.2 Reset Sequence

This section includes reset sequences for the following:

- Power-on-reset
- System reset
- WDOG reset
- JTAG reset

6.2.1 Power-On-Reset (POR)

A power-on reset (POR) resets the entire device, including the PLL and the fusebox; all data is lost. A POR is initiated by a qualified reset on the por_b input pin.

The POR follows this sequence:

1. 4 CKIL clock cycles after the por_b pin is released, the PLL, fuse, and CCM reset releases.
2. After a PLL lock, the ARM clock and other clocks (such as the IPG clock) start.
3. IIM reads the fuse after IPG clock started. and the iim_fuse_latch signal asserts after the read is complete.
4. After one IPG clock, the EMI reset releases.

5. Wait 22 CKIL cycles to confirm the completion of the NFC boot code download.
6. The ccm_per_reset_b and ccm_reset_out_b pins release after a few ARM clock cycles.

6.2.2 System Reset

A system reset is initiated by setting the reset_in_b pin. The reset must be asserted for at least 4 CKIL cycles to confirm it is a real reset, or else it is ignored.

When there is an external qualified low condition of duration greater than 4 CKIL cycles, the system reset follows this sequence:

1. 1 IPG cycle after the reset_in_b pin is released, an EMI reset is released.
2. Wait 22 CKIL cycles to confirm NFC boot code is downloaded.
3. Wait for a few ARM clocks to release the ccm_per_reset_b pin and the ccm_reset_out_b pin.

The RTC, PLL, and CCM are not reset on a system reset.

6.2.3 WDOG Reset

A WDOG reset can be triggered by the WDOG software configuration. There are two kinds of WDOG reset:

- WDOG timeout reset
- WDOG software reset

The WDOG reset sequence is as follows:

1. WDOG is active for at least one CKIL cycle.
2. 1 IPG cycle after the WDOG reset is released, an EMI reset is released.
3. Wait 22 CKIL cycles to confirm completion of an NFC boot code download.
4. Wait a few ARM clock cycles to release ccm_per_reset_b and ccm_reset_out_b.

The RTC, PLL, and CCM do not reset on a WDOG reset.

6.2.4 JTAG Reset

A JTAG reset is controlled by the SJC module. The sequence is the same as for a system reset or a wdog reset. The RTC, PLL, CCM are not reset on a wdog reset.

6.3 Reset Status Register

The reset status register is located in the CCM. The reset status register captures all reset sources that were set since the last time the software cleared the bits. Software must clear the bits, or else the bits are invalid.

Chapter 7
System Boot

7.1 Introduction

The i.MX35 processor starts booting from a power-on reset (POR) or warm reset. The boot ROM supports features such as booting from various external memory devices, support for downloading code through a ROM bootloader, capability for device configuration, and secure boot. The boot ROM is responsible for reading inputs such as the boot pins and eFuses to determine the behavior of the boot flow.

This out-of-reset boot sequence makes use of the high-assurance boot (HAB) library to provide a secure boot environment. A high-assurance boot is a combination of hardware and software, with the use of a PKI (public key infrastructure) protocol to protect the system from executing unauthorized images or programs. In order for the HAB to allow user code to run, the code must be signed by the private key holder that matches with the public key on the device. The HAB library in the processor's ROM also provides a number of API functions to allow the user to authenticate any defined region and signature at run-time.

This device also supports HAB-bypass mode or direct external boot, in which the processor can boot directly from external memory, as traditional microprocessors do.

The ROM also provides a mechanism to download and flash new code via a serial connection. Typically a downloader application is downloaded to RAM, thus facilitating Flash programming. The download uses a high-speed USB (on UTMI or ULPI PHYs), a full-speed USB (on serial PHY), or a UART connection.

The boot capabilities are substantially different on i.MX35 packages depending on the HAB type security configuration. Full flexibility is supported in the development (or engineering) configuration, but significant limitations are imposed on the production (or secure) configuration. A third option in which the security features are disabled is also supported.

7.2 Boot Configuration

The device's boot sequence is determined and controlled as follows:

- Boot type is determined by the values of boot mode contacts BOOT_MODE[1:0] sampled at exit from reset and stored in the RCSR register of the system reset controller CCM module. Table 7-1 describes the boot type options.
- Additional boot configuration settings are obtained either from programmable eFuses or by contacts sampled at POR negation. Selection between these two options is based on the value of the GPIO_BT_SEL fuse (default: unblown):
  - If GPIO_BT_SEL is blown, then all boot options are configured by eFuses as detailed in Table 7-2 below. Boot ROM code software may read the values from the RCSR, or from the eFuses, via the IIM module.
  - If GPIO_BT_SEL is left unblown, then the various boot options are determined by sampling dedicated contacts at out-of-reset. Every eFuse option is overridden with a dedicated contact(s), such that same functionality is available under both boot options. Table 7-4 lists boot option contacts. In this case, regardless of fuse values the boot ROM code reads the options' values from the RCSR register of the SRC module.

Table 7-1. Boot Mode Summary

BOOT_MODE[1:0]	Boot Mode	Boot Details
00	Internal boot	Executing ROM code, which handles booting from following sources. See Section 7.4.1, "Internal Boot Mode," for more details.
10	External (direct) boot	HW only (Direct boot via the interface, independent of boot ROM code) boot from WEIM interface and NAND boot. See Section 7.4.2, "External Boot Mode," for more details.
10	Startup mode	BT_MEM_CTL[1:0] = b11. This mode is useful for software development using JTAG-capable development tools. Upon reset the PC register will remain at address 0x00000000. This means no ROM code has run so far and the state of all internal SOC registers are untouched. The system is ready to run any application that is loaded to it via a JTAG debugging tool. You can still connect to the SOC via JTAG in other boot modes but in this mode it is guaranteed that all internal SOC registers are at their default (or reset) values.
11	Serial boot loader	Load and execute code, via serial devices (USB (High-Speed, via integrated PHY or external[a]) and UART). See Section 7.4.3, "Serial Download Boot Mode," for more details.

a. For typical application board usage, the internal PHY options is recommended. The use of an external transceiver is not recommended, and would come at the expense of availability of pins.

7.2.1 Boot Options and eFuse Settings

Table 7-2 shows the eFuse settings used by the ROM in the boot process. The default value for these fuses is unburned, except for HAB_TYPE, which has the default setting of Engineering.

Table 7-2. Fuse Descriptions

eFuse	Definition	Settings
DIR_BT_DIS	Direct external memory boot disable	0 Direct boot to external memory is allowed 1 Direct boot to external memory is not allowed
BT_MEM_CTL[1:0]	Boot memory control type (memory device)	00 WEIM 01 NAND Flash 10 ATA HDD 11 Expansion device (SD, eSD, MMC, eMMC, serial ROM)
BT_PAGE_SIZE[1:0]	NAND Flash page size. Used with conjunction with the BT_MEM_CTL[1:0] setting.	If BT_MEM_CTL = NAND Flash then 00 512 bytes 01 2 Kbytes 10 4 Kbytes (128 bytes spare) 11 4 Kbytes (218 bytes spare)
BT_SPARE_SIZE[1:0]	Specifies the size of spare bytes for NAND Flash devices (BT_MEM_CTL[1:0] = NAND Flash) BT_SPARE_SIZE[0] is used as a fast boot mode indication for the eSD 2.10 protocol.	00 16 bytes spare (For 0.5 Kbyte page size device) 01 64 bytes spare (For 2 Kbyte page size device) 10 128 bytes spare (For 4 Kbyte page size device) 11 218 bytes spare (For 4 Kbyte page size device) If the bootable device is SD then: *n*0 FAST_BOOT bit 29 in ACMD41 argument is 0 *n*1 FAST_BOOT bit 29 in ACMD41 argument is 1

Table 7-2. Fuse Descriptions (Continued)

eFuse	Definition	Settings
BT_BUS_WIDTH	Bus width. Used with conjunction with the BT_MEM_CTL[1:0] setting. For SPI, determines device type (EEPROM or serial Flash)	BT_MEM_CTL[1:0] = NAND Flash 0 8 bit 1 16 bit BT_MEM_CTL[1:0] = WEIM (NOR) 0 16 bit 1 Reserved BT_MEM_CTL[1:0] = Expansion Device (SPI) 0 2-byte address SPI device (EEPROM) 1 3-byte address SPI device (serial Flash)
BT_MEM_TYPE[1:0]	Boot memory type. Interpreted by boot ROM software according to BT_MEM_CTL setting. Signals are interpreted by hardware to alter delays and timing in support of direct boot.	If BT_MEM_CTL = WEIM then 00 NOR 01 Reserved 10 Reserved 11 Reserved If BT_MEM_CTL = NAND Flash 00 3 address cycles 01 4 address cycles 10 5 address cycles 11 6 address cycles BT_MEM_CTL = ATA HDD 00 Reserved 01 P-ATA HDD 10 Reserved 11 Reserved If BT_MEM_CTL = Expansion Card Device 00 SD, MMC, eMMC, or eSD 01 Reserved 10 Serial ROM via I^2C 11 Serial ROM via SPI
BT_SDMMC_SRC	Chooses the specific eSDHC controller used for boot.	00 eSDHC-1 01 eSDHC-2 10 eSDHC-3
BT_ECC_SEL	Defines 4- or 8-bit ECC. Also used as a fast boot mode indication for eMMC 4.3 protocol.	0 4-bit ECC. 1 8-bit ECC. If the bootable device is MMC then: 0 Don't use eMMC fast boot mode. 1 Use eMMC fast boot mode.
BT_USB_SRC[1:0]	USB PHY selection	00 UTMI PHY 01 ULPI PHY 10 Serial PHY: ATLAS 11 Serial PHY: PHILIPS ISP1301
BT_EEPROM_CFG	Selects whether device configuration data (DCD) is loaded from EEPROM prior to boot from other devices. **Note:** Not applicable when EEPROM is used as boot device.	0 Use EEPROM DCD 1 Don’t use EEPROM DCD
BT_WEIM_MUXED	Selects whether or not WEIM is in muxed mode.	For BT_MEM_CTL[1:0] = WEIM (NOR) 0 Not muxed 1 WEIM in address muxed mode

Table 7-2. Fuse Descriptions (Continued)

eFuse	Definition	Settings
GPIO_BT_SEL	GPIO boot select. Determines whether certain boot fuse values are obtained from eFuses or from GPIO	0 Fuse values are determined by GPIO contacts 1 Fuse values are determined by eFuses
HAB_TYPE[2:0]	Security type	001 Engineering (allows any code to be flashed and executed, even if it has no valid signature) (default) 100 Security disabled (For internal/testing use) OthersProduction (security on)
SRK0_HASH[255:0]	Most significant byte of 256-bit hash value of super root key (SRK0_HASH)	Used by HAB library.
HAB_CUS[1:0]	HAB customer code. Selects customer code, as input to HAB.	Used by HAB library.
DIE-X-CORDINATE[7:0] DIE-Y-CORDINATE[7:0] WAFER_NO[4:0] LOT_NO_ENC[42:40] LOT_NO_ENC[39:32] LOT_NO_ENC[31:24] LOT_NO_ENC[23:16] LOT_NO_ENC[15:8] LOT_NO_ENC[7:0] MANU_CRC[15:8] MANU_CRC[7:0]	Device unique ID, 64-bit UID.	Used by HAB library.

7.2.2 Page per Block Settings

Table 7-3 shows the page per block settings at boot, as a function of page size.

In general, the Page per Block setting, may not have a one-to-one relation to block size. However, most devices used follow the relations listed in table below. For Boot, it does not matter, as the page-per-block setting is important for write accesses, and not read. However, to have a clear definition at boot, the page-per-block settings used are described below.

Table 7-3. Page per Block Settings

Page Size	Page per Block
512 Bytes	32
2 Kbytes	64
4 Kbytes	128

7.2.3 Boot Configuration by GPIO Pin Settings

Table 7-4 lists GPIO pins associated with different eFuses. The GPIO pins listed are sampled at boot and can be used to override fuse values when the GPIO_BT_SEL fuse is unblown.

Table 7-4. GPIO Pins Used for Boot

Contact	eFuse Name	Details
BOOT_MODE0	N/A	Boot mode selection
BOOT_MODE1		
CSI_D11	BT_MEM_TYPE[1]	Pin value overrides eFuse setting when GPIO_BT_SEL fuse is unblown.
CSI_D10	BT_MEM_TYPE[0]	
CSI_D8	BT_MEM_CTRL[0]	
CSI_D9	BT_MEM_CTRL[1]	
CSI_D12	BT_PAGE_SIZE[0]	
CSI_D13	BT_PAGE_SIZE[1]	
CSI_D14	BT_ECC_SEL	
CSI_D15	BT_USB_SRC[0]	
CSI_VSYNC	BT_BUS_WIDTH	
CSI_HSYNC	BT_USB_SRC[1]	

7.3 Boot Sequence

Figure 7-1 shows the i.MX35 boot sequence flow. Color coding (see legend) indicates the controlling sources (hardware only, boot contacts, or eFuses).



Figure 7-1. i.MX35 Boot Sequence

7.4 Boot Modes

This section provides detailed information on the different boot modes summarized in Table 7-1. Boot mode is determined by BOOT_MODE[1:0] contact values, as shown in Table 7-1.

7.4.1 Internal Boot Mode

Internal boot is selected by driving a value of 0b00 on the BOOT_MODE[1:0] contacts at device power up. The boot code in internal ROM performs the following steps:

1. Initializes hardware
2. Validates application image using the HAB library
3. Jumps to an address derived from the application image.

If any error occurs during internal boot, the boot code jumps to the UART/USB secure download.

Internal boot mode is the only mode in which secure boot and secure serial download of the device are possible.

7.4.1.1 Security Settings for Internal Boot

Internal boot modes can have one of three security levels:

- Production: This level is intended for shipping products. All HAB functions are executed and security hardware is initialized (the SCC enters the secure state), Device configuration data (DCD) is processed if present, and software in Flash or downloaded to RAM is authenticated by HAB prior to execution. The first error detected is logged, and the boot flow is aborted with control passing to the download mode. With this level, execution does not leave the internal ROM unless the target executable image has been authenticated.
- Engineering: This level is intended for use during the development phases of a product. All HAB functions are executed as for a production device. Security hardware is initialized (except the SCC is left in non-secure state), DCD is processed if present, and software in Flash or downloaded to RAM is authenticated by HAB prior to execution. The first error detected is logged, but has no influence on the boot flow. Therefore, with this level, it is possible to develop software without requiring that each build be signed for HAB authentication, since the device boots even if the code signatures are missing.
- Security Disabled: This level is intended for nonsecure devices such as external boot devices that must be initially programmed using the internal ROM download mode. All HAB functions are bypassed, security hardware is not initialized (except the SCC is forced into nonsecure state), DCD is not processed, and software in Flash or downloaded to RAM is not authenticated by HAB prior to execution.

7.4.1.2 Basic Initialization

Table 7-5 shows the clock settings (configured by ROM code) required for internal boot. On reset the core has access to all shared peripherals.

Table 7-5. Clock Settings for Internal Boot

Clock	Frequency
ap_core_clk	266 MHz
ap_ahb_clk	133 MHz
ap_ipg_clk	66.5 MHz
usb_clk	60 MHz
nfc_clk	21.6 MHz

7.4.1.3 Supported Devices for Internal Boot

The i.MX35 supports the following boot devices:

- 32- or 16-bit NOR Flash via WEIM Interface (located on CS0)
- 16-bit OneNAND Flash via WEIM interface. (located on CS0)
- MLC NAND and SLC NAND Flash via NFC interface
  - Page size 512 bytes, 2 or 4 Kbytes
  - Bus width 8- or 16-bit
  - 4- or 8-bit error checking (ECC)
  - P-ATA HDD with P-ATA interface
- SD, MMC, eSD, and eMMC via eSDHC interface. Supports all types of cards: high capacity, standard capacity, dual-voltage and high voltage.
  - Supports eSD fast boot and eMMC boot mode via all eSDHC ports
- Serial ROM and serial Flash
  - Serial peripheral interface (SPI) protocol via CSPI module
  - I^2C protocol via I^2C module

The device type is determined by the BT_MEM_CTL and BT_MEM_TYPE eFuses (or corresponding GPIO pins). Table 7-6 shows the settings corresponding to each device type.

Table 7-6. eFuse Settings for Boot Device Type

eFuse	Input Contact	Settings
BT_MEM_CTL[1:0]	CSI_D9, CSI_D8	00 WEIM 01 NAND Flash 10 ATA HDD 11 Expansion device (SD, eSD, MMC, eMMC, or serial ROM)
BT_MEM_TYPE[1:0]	CSI_D11, CSI_D10	If BT_MEM_CTL = WEIM then 00 NOR 01 Reserved 10 Reserved 11 Reserved If BT_MEM_CTL = NAND Flash 00 3 address cycles 01 4 address cycles 10 5 address cycles 11 6 address cycles BT_MEM_CTL = ATA HDD 00 Reserved 01 P-ATA HDD 10 Reserved 11 Reserved If BT_MEM_CTL = expansion card device 00 SD, MMC, eMMC, or eSD 01 Reserved 10 Serial ROM via I^2C 11 Serial ROM via SPI

7.4.1.4 Flash Header

The Flash header is a data structure that the boot ROM reads from Flash that provides information about the application. The Flash header must be located at a fixed address offset depending on the type of external Flash device connected to i.MX35. Table 7-7 shows the required address offsets for each device type.

Table 7-7. Flash Header Offset

Flash Type	Base Address Offset (Bytes)
NOR	0x1000 (4 Kbyte)
NAND	0x0400 (1 Kbyte)
OneNAND	0x0100 (256 bytes)
SD/MMC	0x0400 (1 Kbyte)
P-ATA	0x0400 (1 Kbyte)
I^2C/CSPI Serial ROM/Serial Flash	0x0400 (1 Kbyte)

Figure 7-2 shows the data arrangement for the Flash header.



Figure 7-2. Flash Header (for Devices other than NOR Flash)

The Flash header must conform to the structure defined below:

```
typedef struct
{
    UINT32              *app_code_jump_vector;
    UINT32              app_code_barker;
    UINT32              *app_code_csf;
    DCD_T               **dcd_ptr_ptr;
    hab_rsa_public_key  *super_root_key;
    DCD_T               *dcd_ptr;
    UINT32              *app_dest_ptr;
} FLASH_HDR_T;
```

In this structure definition:

- DCD_T is a structure that defines the device configuration table. Section 7.4.1.4.3, “Device Configuration Data (DCD)” provides more details.
- hab_rsa_public_key is a structure that defines the super root key, as follows:

```
typedef struct
{
    UINT8   rsa_exponent[MAX_EXP_SIZE];     /* RSA public exponent */
    UINT8   *rsa_modulus;                   /* RSA modulus pointer */
    UINT16  exponent_size;                  /* Exponent size in bytes */
    UINT16  modulus_size;                   /* Modulus size in bytes */
    BOOLEAN init_flag;                      /* Indicates if key initialized */
} hab_rsa_public_key;
```

- UINT8, UINT16, and UINT32 represents 8-, 16- and 32-bit unsigned integer respectively
- BOOLEAN is an 8 bit flag indicating TRUE or FALSE

Table 7-8 defines the variables listed in the Flash header structure defined above:

Table 7-8. Flash Header and Super Root Key Variables

Variable Name	Significance	Comments
app_code_jump_vector	Pointer to address of first instruction of the application	—
app_code_barker	Value used by ROM to verify whether Flash device has been programmed	app_code_barker must be set to 0x0000_00B1
app_code_csf	Pointer to certificate and command sequence file (CSF) data	CSF data is used by HAB library (in ROM) to verify that the application is authentic
dcd_ptr_ptr	Double pointer: points to the dcd_ptr also contained in the Flash header structure	—
super_root_key	Pointer to super root key data	Super root key must conform to hab_rsa_public_key structure
dcd_ptr	Pointer to device configuration data (DCD) table	See Section 7.4.1.4.3, “Device Configuration Data (DCD),” for DCD table details
app_dest_ptr	Pointer to location in destination RAM where the ROM copies the application from Flash memory	—

Table 7-9 defines the variables listed in the hab_rsa_public_key structure defined above:

Table 7-9. Super Root Key Variables

Variable Name	Significance	Comments
super_root_key	Pointer to super root key data	Super root key must conform to hab_rsa_public_key structure
rsa_exponent	Exponent of RSA key	Maximum exponent size is 4 bytes
rsa_modulus	Pointer to RSA key modulus.	—
exponent_size	Exponent size in bytes	Must be less than or equal to the maximum exponent size.
modulus_size	Modulus size in bytes	Must be between 128 and 256 inclusive

7.4.1.4.1 Additional Flash Header for Data Length Specification

Several boot devices require an additional Flash header that specifies the length of the data to be read from boot device. This additional header is located immediately after the DCD table, and has the following structure:

```
/* Flash Header Structure */
typedef struct {
    UINT32  length;         /* Length of data to be read */
} FLASH_CFG_PARMS_T;
```

In this Flash header structure, the parameter ‘length’ determines the length of image to copy to destination RAM.

Boot devices that require the additional Flash header include:

- NAND Flash
- OneNAND
- P-ATA
- MMC, eMMC, SD, eSD
- EEPROM, serial Flash

7.4.1.4.2 Flash Header for SD/MMC/eSD/eMMC Boot Devices

The image data in the boot device should be located at address offset 0. eSDHC automatically generates CRC code during eSDHC data write/read from *e*SD or *e*MMC, and eSDHC updates the CRC in the CRC status register.

To boot in this case, the boot software performs the following operations:

1. Copy the first 2 Kbytes of boot data into internal RAM
2. Check for errors using CRC
   a) If no error is detected, then jump to the Flash header (1-Kbyte offset from beginning of the boot data) to authenticate the application if required.
   b) If an error is detected, the boot ROM code logs an error and jumps to USB/UART bootloader. The logged error can be queried via the serial protocol.

Flash Header for I^2C/CSPI Serial ROM/Serial Flash Boot Devices

Table 7-7 shows the location of image data within the boot device.

To boot from serial ROM, the boot software performs the following operations:

1. Copy the first 2 Kbytes of boot data from serial boot devices into internal RAM
2. Use the Barker value to check for errors
   a) If no error is detected, then jump to the Flash header (1-Kbyte offset from beginning of the boot data) to authenticate the application if required.
   b) If an error is detected, the boot ROM code logs an error and jumps to USB/UART bootloader. The logged error can be queried via the serial protocol.

7.4.1.4.3 Device Configuration Data (DCD)

Some peripherals need to be configured in order to be used efficiently. On reset, the device uses the default register values for all peripherals in the system. These settings typically are not ideal for achieving optimal system performance. For example, the EIM default settings allow the core to interface to a NOR Flash device immediately out of reset. This means that the core can interface with any NOR Flash device, but performance is slow. Also, some peripherals, such as SDRAM, might require some registers to be programmed before you can use it. WEIM (for NOR flash) and ESDRAMC (for SDRAM) registers and MDC registers are set up using device configuration data (DCD). ROM bootstrap has a provision for accommodating solutions to these scenarios. To allow users to configure the device for better performance, the ROM reads a DCD table from the Flash device. The ROM determines the location of the DCD table

based on information located in the Flash header. This DCD table is an array of (access type, address and value) pairs preceded by a Barker code and length field. The size of this array is limited to 60 in the ROM bootstrap.

Table 7-10. DCD Block

Field Name	Description	Size (Bytes)
DCD-barker	Barker code for error check	4
DCD-block-length	The total length in bytes of the DCD block (excluding this length field as well as the Barker code)	4
The two preceding fields are followed by an array of structures with following fields		
DCD-address-type	Type of pointer (byte, halfword, word, wait/read) in the following field	4
DCD-address	Absolute address of the register to be programmed	4
DCD-value	Value to be programmed at above address	4

NOTE

The DCD is read as 32-bit words, and must therefore be aligned on a word boundary.

The set of registers programmable with DCD must be restricted for security. Since the device configuration block is only post-authenticated (i.e. after it has already been used), the restriction has to be very tight. The ROM bootstrap performs boundary checking of DCD-address in the device configuration block against the valid range of addresses. The allowed register sets by the device configuration block are defined in the table below:

Table 7-11. DCD Valid Modules

Clock Controller Module (CCM)
UART
Universal Synchronous Bus (USBOH3)
IOMUX (drive strength registers SW_PAD_CTL only)
Watchdog (WDOG)
NAND Flash controller (NFC)
Enhanced synchronous dynamic RAM controller (ESDRAMC)
Wireless external interface module (WEIM)
Enhanced SD host controller (eSDHC1 and 2)
External Interface Module
I^2C
Multi Master Memory Interface Module (M3IF)
Configurable serial peripheral interface (CSPI) 1
Chip select 0–4
CSD0–1

The ROM bootstrap maintains an array of lower and upper addresses for each module allowed to be programmable through DCD. This array is utilized for verifying any attempt to configure a register other than that are allowed. ROM bootstrap determines the size of the block by reading DCD-block-length and copies it into internal RAM. An error is generated under any of the following conditions:

- Any register address is outside the predefined range.
- The length of the DCD exceeds the maximum acceptable size (MAX_HW_CFG_SIZE) in bytes. The maximum of 60 elements for the array equals MAX_HW_CFG_SIZE of 720 bytes.
- Any other failure.

If successful, ROM bootstrap configures the HW registers and failure would lead to non-initialization of intended modules. DCD error (such as writing to a non-supported address such as ROM PATCH) causes the ROM boot code to jump to the serial boot loader.

The DCD table structure DCD_T is defined as follows:

```
typedef struct
{
        DCD_PREAMBLE_T preamble; /* Preamble */
        /* Type / Address / data elements */
        DCD_TYPE_ADDR_DATA_T type_addr_data[count]; /*count is a hardcoded value < 60*/
} DCD_T;
```

The DOC_PREAMBLE_T structure is defined as follows:

```
typedef struct
{
        UINT32 barker; /* Barker for sanity check */
        UINT32 length; /* Device configuration structure length (not including preamble) */
} DCD_PREAMBLE_T;
```

The DOC_TYPE_ADD_DATA_T structure is defined as follows:

```
typedef struct
{
        UINT32 type; /* Type of pointer (byte, halfword, word, wait/read) */
        UINT32 *addr; /* Address to write to */
        UINT32 data; /* Data to write */
} DCD_TYPE_ADDR_DATA_T;
```

DCD_T typically contains the configuration data for watchdog (WDOG), SDRAM, and EIM and so on. An example DCD table configuration is as follows:

```
DCD_T device_config_data =
{
    {
     IROM_DCD_BARKER, // assuming this is pre-defined as macro
     (18 * sizeof(DCD_TYPE_ADDR_DATA_T))
    },

    {
        {0x00000002, (UINT32 *)0x53fdc000, 0x00003F7E}, /* WDOG WCR */
        {0x00000002, (UINT32 *)0x53fdc004, 0x00005555}, /* WDOG WSR */
        {0x00000002, (UINT32 *)0x53fdc004, 0x0000aaaa}, /* WDOG WSR */
        {0x00000004, (UINT32 *)0xb8002000, 0x14110802}, /* EIM CTL H 0x11134722 */
```

```
        {0x00000004, (UINT32 *)0xb8002004, 0x80330d01}, /* EIM CTL L -0x50331D01- 16 Bit */
         {0x00000004, (UINT32 *)0xb8002008, 0x00000800}, /* EIM CTL A */
        {0x00000002, (UINT32 *)0xa0002394, 0x00000060}, /* EIM CS0 -6F0C- 16 Bit */
        {0x00000002, (UINT32 *)0xa0002394, 0x00000003}, /* EIM CS0 -6F0C- 16 Bit */
        {0x00000002, (UINT32 *)0xa0000000, 0x000000ff}, /* EIM CS0 - R/A - 16 Bit */
        {0x00000004, (UINT32 *)0xb8001004, 0x000ac7a8}, /* SDRAM CS0 CFG0 - Timing */
        {0x00000004, (UINT32 *)0xb8001000, 0x92110080}, /* SDRAM CS0 CTL0 - Enable */
        {0x00000004, (UINT32 *)0x80000400, 0x00000000}, /* SDRAM CS0 - Precharge */
        {0x00000004, (UINT32 *)0xB8001000, 0xa2110080}, /* SDRAM CS0 - Refresh */
        {0x00000004, (UINT32 *)0x80000000, 0x00000000}, /* SDRAM CS0 - Refresh */
        {0x00000004, (UINT32 *)0x80000000, 0x00000000}, /* SDRAM CS0 - Refresh */
        {0x00000004, (UINT32 *)0xB8001000, 0xb2110080}, /* SDRAM CS0 - Load Mode */
        {0x00000001, (UINT32 *)0x80000033, 0x00000000}, /* SDRAM CS0 - Load Mode */
        {0x00000004, (UINT32 *)0xB8001000, 0x82114c80}, /* SDRAM CS0 - Norm Mode */
}
};
```

In boot flow the DCD data is used prior to being verified.The DCD data must be included as part of memory regions verified indicated in one of the HAB CSF commands.

7.4.1.5 NOR Flash Boot Operation

Boot from NOR Flash interface via the WEIM interface is supported for debug purposes. It should be used on special cases only. The WEIM port does not have dedicated contacts, and as a result, the muxing of the bus is set at boot only, by the boot ROM code. The NOR Flash interface works in asynchronous mode, and supports either muxed address/data or nonmuxed schemes, based on the eFuse settings. See Table 7-2 for details.

7.4.1.6 NAND Flash Boot Operation

Most MLC/SLC NAND Flash devices from different vendors are supported by the boot ROM.

Table 7-12 shows the parameters used to configure the external NAND Flash. In particular, NAND Flash boot requires that BT_MEM_CTL be set to 0b01. These parameters are either provided by eFuses or sampled on GPIO pins during boot.

Table 7-12. Fuse Settings for NAND Flash

eFuse	Definition	Settings
BT_MEM_CTL[1:0]	Boot memory device type	Must be set to 0b01 for NAND Flash boot
BT_PAGE_SIZE[1:0]	NAND Flash Page Size.	00 512 bytes 01 2 Kbytes 10 4 Kbytes (128 bytes spare) 11 4 Kbytes (218 bytes spare)
BT_SPARE_SIZE[1:0]	Specifies the size of spare bytes for NAND Flash devices BT_SPARE_SIZE[0] is used as a fast boot mode indication for the eSD 2.10 protocol.	00 16 bytes spare (For 0.5 Kbyte page size device) 01 64 bytes spare (For 2 Kbyte page size device) 10 128 bytes spare 11 218 bytes spare If the bootable device is SD then: *n*0 FAST_BOOT bit 29 in ACMD41 argument is 0 *n*1 FAST_BOOT bit 29 in ACMD41 argument is 1

Table 7-12. Fuse Settings for NAND Flash (Continued)

eFuse	Definition	Settings
BT_BUS_WIDTH	NAND bus width.	0 8 bit 1 16 bit
BT_MEM_TYPE[1:0]	Boot Memory Type.	00 3 address cycles 01 4 address cycles 10 5 address cycles 11 6 address cycles
BT_ECC_SEL	Defines 4- or 8-bit ECC.	0 4-bit ECC. 1 8-bit ECC.

Since MLC NAND Flash devices do not guarantee error-free boot blocks, the i.MX35 boot code requires that the first 4 Kbytes of boot code be duplicated in a subsequent block to serve as a second copy option. The boot ROM code makes use of the duplicate boot code according to the following procedure:

1. On device power-on, the boot ROM copies the first 4 Kbytes of boot code from the NAND Flash to the NFC buffer.
2. ROM code checks the first 4 Kbytes of boot data copied in step 1 above.
   a) If no ECC error, then DCD is verified.
      – If DCD verification is successful, then the rest of the boot code image is copied to destination RAM (internal RAM or SDRAM) and secure boot is performed.
      – If ECC detects an error, then the boot ROM code copies the duplicate 4 Kbytes of boot data from NAND Flash.
      – If there is no error in then data copy, then the boot code image is copied to destination RAM (internal RAM or SDRAM), and secure boot is performed.
      – If an error is detected in the duplicate boot code, then the boot ROM code logs an error and jumps to the USB/UART bootloader. The logged error can be queried via the serial protocol.

7.4.1.6.1 NAND Boot Devices Address Cycle Values

In the case of NAND boot, there is no software lookup table in boot ROM to determine the address cycle value; this value is determined by the eFuses. The various NAND Flash configuration parameters are obtained from eFuses as described in Table 7-12.

7.4.1.6.2 NAND Boot Error Detection and Correction

NFC automatically generates an ECC code for both main and spare data during eNFC data load/read to/from NAND Flash, and NFC updates ECC in the ECC status register. NFC performs error detection and error correction.If the number of ECC errors does not exceed the allowable limit (four for 4-bit ECC, eight for 8-bit ECC) then the boot code corrects those errors.

On device power-on, the boot ROM copies the first 4 Kbytes of boot code from NAND Flash device to the NFC buffer. To accommodate possible read errors, the user is required to duplicate the first 4 Kbytes of boot code to the subsequent block, to serve as a second copy option.

The boot ROM code utilizes the duplicate boot code according to the following flow:

1. If no ECC errors are detected in first boot block, boot execution performs the secure internal boot.
2. If ECC Error is detected in first 4 Kbytes boot data from the first block, the boot ROM code copies the 4-Kbyte boot data from the subsequent block:
   a) If no error detected in the subsequent boot block, boot flow continues performing the secure internal boot.
   b) If an error is detected in the subsequent boot block, the boot ROM code logs an error and jumps to USB/UART bootloader. The logged error can be queried via the serial protocol.

7.4.1.7 OneNAND Flash Boot Operation

OneNAND Flash devices are only available with a 16-bit interface. The ROM OneNAND Flash driver gets the device page size by issuing a software command to the device and collecting the response from the device after system power-up.

OneNAND Flash boot proceeds as follows:

1. At system power-up, OneNAND automatically copies 1 Kbyte of data from the start of the Flash array (sector 0 and sector 1, page 0, block 0) to its boot RAM. This data includes the Flash header.
2. Boot ROM copies the 1-Kbyte boot RAM contents to the destination address (defined in the application header) and decrements the length of the image to be read from OneNAND by 1 Kbyte.
   — The copying operation is a simple memory copy (The boot RAM area is memory mapped).
   — The length of image to be read from OneNAND is specified in Flash header structure shown in Figure 7-2 below.

Any failure in the data load from OneNAND Flash causes the boot ROM to switch to serial download.

7.4.1.8 ATA-HDD (P-ATA) Boot Operation

Boot is enabled from ATA-6 compatible devices. The first 512 bytes from offset zero in device is reserved. The image should be flashed at offset 512 bytes (corresponding to logical block address 1 or LBA 1).

7.4.1.8.1 Flash Header for P-ATA Boot Devices

The image data in P-ATA should be located at an offset of 512 bytes (corresponding to logical block address 1 or LBA 1).

To boot from P-ATA, the boot software performs the following operations:

1. Copy the first 2 Kbytes of boot data from P-ATA into internal RAM
2. Use the Barker value to check for errors
   a) If no error is detected, then jump to the Flash header (1 Kbyte offset from beginning of the boot data) to authenticate the application in engineering or production mode.
   b) If an error is detected, the boot ROM code logs an error and jumps to USB/UART bootloader. The logged error can be queried via the serial protocol.

7.4.1.9 MMC, eMMC, SD, eSD Boot Operation

Internal boot is supported from MMC, eMMC, SD and eSD devices. Table 7-13 shows the eFuse settings, corresponding input contact and their effects on the boot configuration. Only 1-bit bus width is used by the boot ROM.

The boot partition used by the device is determined by the Ext_CSD[179] internal register bit BOOT_PARTITION_ENABLE field.

Table 7-13. eFuse Settings for *x*MMC and *x*SD Boot

eFuse	Input Contact	Settings
BT_MEM_CTL[1:0]	CSI_D11, CSI_D10	Setting of 0b11 is required for boot from *x*MMC or *x*SD devices.
BT_SPARE_SIZE[0]	—	If the bootable device is SD then: 0 FAST_BOOT bit 29 in ACMD41 argument is 0 1 FAST_BOOT bit 29 in ACMD41 argument is 1
BT_SDMMC_SRC	—	00 eSDHC-1 01 eSDHC-2 10 eSDHC-3
HAB_CUS[1:0]	—	Determined by HAB

7.4.1.9.1 MMC and eMMC Card Identification and Initialization

During the identification and initialization phase, MMC and eMMC follow the same sequence:

- The card bus frequency is set to 312.5 kHz
- Card voltage validation is performed. High voltage settings are checked
- The card capacity is checked (both high- and low-capacity MMC/eMMC cards are supported).

After identification and initialization are complete, the boot code switches to the card bus frequency of 16.666 MHz.

7.4.1.9.2 eMMC Card Boot Partition and Special Boot Mode

For eMMC cards, the boot partition can be selected after the card is initialized. The ROM reads the BOOT_PARTITION_ENABLE field in the internal register Ext_CSD[179] to determine the boot partition. If no boot partition is specified, then ROM boots from the user partition by default.

eMMC devices support a special feature that identifies the eMMC device during boot. This feature can be selected by BT_ECC_SEL fuse, and is supported for eMMC devices on eSDHC-1, eSDHC-2, and eSDHC-3. This feature is initiated by pulling the CMD line low while BOOT ACK is enabled. The steps are as follows:

1. The eMMC device sends the BOOT ACK to ROM via DATA0
2. ROM waits 50 ms for BOOT ACK [S010E]
   - If the BOOT ACK is received, then the eMMC is booted in “Boot mode”.
   - If BOOT ACK is not received, then the device boots as a normal MMC card from the selected boot partition.

7.4.1.9.3 SD and eSD Boot Operation

During the identification and initialization phase, SD and eSD follow the same sequence:

- The card bus frequency is set to 312.5 kHz.
- Card voltage validation is performed. High voltage settings are checked. If the check fails, low-voltage settings are checked.
- The card capacity is checked (both high- and low-capacity SD/eSD cards are supported).

During card initialization, the boot code tries to set the boot partition for all SD or eSD devices. If this fails, the boot code assumes card the card is a normal SD card. For the normal SD card of an eSD device without a boot partition, this step will return failure.

After identification and initialization are complete, the boot code switches to the card bus frequency of 16.666 MHz.

ROM also supports FAST_BOOT mode booting from eSD cards. This mode can be selected by the BT_SPARE_SIZE[0] fuse.

The boot ROM uses a 1-bit access to the card. Application code can switch to 4-bit or 8-bit mode.

7.4.1.10 Serial ROM Boot Operation

The i.MX35 supports boot from serial memory devices, such as EEPROM and Serial Flash via the SPI (CSPI-1, at chip select #1) and I²C (I2C-1) interfaces. Boot ROM determines the device type and interface according to the eFuse (or equivalent input contact) settings shown in Table 7-14.

Table 7-14. eFuse Settings for Serial ROM

eFuse	Input Contact	Settings
BT_MEM_CTL[1:0]	CSI_D8, CSI_D9	Must be 0b11 for serial ROM
BT_BUS_WIDTH	CSI_VSYNC	0 2-byte address SPI device (EEPROM) 1 3-byte address SPI device (serial Flash)
BT_MEM_TYPE[1:0]	CSI_D11, CSI_D10	00 Not used for serial ROM 01 Reserved 10 Serial ROM via I²C 11 Serial ROM via SPI

7.4.1.10.1 Serial ROM Boot via SPI

For SPI boot, the serial ROM must reside on chip select #1 of the CSPI-1 module. Serial ROM type (EEPROM or serial Flash) is determined by the BT_BUS_WIDTH setting, as shown in Table 7-14.

7.4.1.10.2 Serial ROM Boot via I²C

For I²C boot, the serial ROM must connect to the I2C-1 module.

Table 7-15 shows the device select codes used by the device to boot from EEPROM.

Table 7-15. EEPROM via I²C Device Select Code

	Device Type Identifier				Chip Enable Address[a]			RW
Bits	7	6	5	4	3	2	1	0
Device Select Code	1	0	1	0	0	0	0	RW

a. These address bits, should be configured at the memory device, to match this '000' value.

NOTE

At boot, the frequency should not exceed 400 kHz for an input clock source of 32 MHz.

7.4.2 External Boot Mode

External boot is selected by driving a value of 0b10 on the BOOT_MODE[1:0] contacts at device power-up. In addition, the eFuse DIR_BT_DIS must be unblown. In this mode, the core boots directly from external memory (in the case of the WEIM) or running NAND Flash boot.

External boot modes are considered as non-secure by definition: the software in Flash is executed regardless of its authenticity, and the SCC is automatically put into non-secure state so that it cannot be used to decrypt information with the device-unique secret key.

The supported direct external Flash types are as follows:

- NOR Flash via WEIM. i.MX35 supports muxed or nonmuxed address data boot from the WEIM interface
- NAND Flash boot

7.4.3 Serial Download Boot Mode

The serial downloader is invoked under the following conditions:

- Serial download is explicitly specified (BOOT_MODE[1:0] = 0b11)
- ROM is in internal boot (BOOT_MODE[1:0] = 0b00) and eFuse values are not valid for any external device.
- Security hardware failure
- Run-time exception occurs
- Error is returned by HAB functions in production mode

To determine the active serial port, either UART or USB, MCU ROM polls the UART and USB status register for about 32 seconds. If there is no activity on either port within the predefined polling loop time, then the ROM powers down the device using WDOG. In the USB/UART bootloader valid case, the WDOG is serviced periodically. If the communication between the Host and BB IC hangs for more than 32 sec or the processor goes into an endless loop, then WDOG expires and powers down the device.

If UART is selected as the communication path, then the UART is configured for baud rate 115.2 kbps, parity disable, 1 stop bit, and 8-bit TX-RX character length; and data is downloaded using the serial protocol. Else, if USB is selected, then the USB core and the external transceiver are configured.

Figure 7-3 shows the USB/UART boot flow.



Figure 7-3. USB/UART Boot Flow

7.4.3.1 USB Configuration Details

The i.MX35 supports high-speed (HS for UTMI, ULPI) and full-speed (FS for ATLAS and ISP1301) low-level USBOTG function device drivers.

The USB interface is determined by the eFuses BT_USB_SRC[1:0]. Table 7-16 shows supported boot modes and the corresponding eFuse settings.

Table 7-16. Supported Boot Modes

Boot Mode	BT_USB_SRC eFuse Value
UTMI PHY	BT_USB_SRC[1:0] = 00
ULPI PHY	BT_USB_SRC[1:0] = 01
Serial PHY: Atlas	BT_USB_SRC[1:0] = 10
Serial PHY: Philips 1301	BT_USB_SRC[1:0] = 11

Table 7-17 shows the VID, PID, and strings used for the USB device driver.

Table 7-17. USB Device Driver Information

Descriptor	Value	Remarks
VID	0x15A2	Freescale vendor number
PID	0x0030	Allocated based on Before Part Number
String Descriptor 1	Freescale Semiconductor, Inc.	Manufacturer
String Descriptor 2	SP Blank RINGO SE Blank RINGO NS Blank RINGO	Product
String Descriptor 4	Freescale Flash	—
String Descriptor 5	Freescale Flash	—

Figure 7-4 shows a typical USB boot flow.



Figure 7-4. USB Boot Flow

7.4.3.2 Serial Download Protocol

This section describes the serial download protocol used for all boot devices in the serial bootloader on i.MX35.

Each stage in the protocol begins with a command issued by the host to the device, followed by a response from the device to the host. For most commands, that completes the protocol stage. The exception is the Write File command, which has an additional data stream sent from the host to the device after the response.

The protocol is terminated by the host issuing a Write File command with application file type. After processing the Write File commands, the device interprets the next command as a Completed command, and resumes execution of the boot flow in order to authenticate the downloaded application (if required) and then execute it.

7.4.3.2.1 Get Status

The Get Status command retrieves the error log stored during a failed boot (or the success code when the serial bootloader is deliberately selected). Table 7-18 shows the Get Status commands and responses.

Table 7-18. Get Status Command

Command	0x05	0x05	—	—	—	—	—	—	—	—	—
Response	SC	SC	SC	SC	SC	N/A	N/A	N/A	N/A	N/A	N/A

The fields in Table 7-18 have the following interpretation:

- SC: Status code. Four copies of the status code are sent.
- —: Don’t care (but must be present)
- N/A: There is no response.

7.4.3.2.2 Read Memory

The Read Memory command, shown in Table 7-19, reads a stream of bytes, half-words or words of data starting from a given address in memory. At production-level security, this command is ignored.

Table 7-19. Read Memory Command

Command	0x01	0x01	A[3:0]		DS	C[3:0]	—	—	—	—	—
Response (success)	ACK[3:0]		Data stream starting from lowest address								
Response (failure)	ACK[3:0]		N/A		N/A	N/A	N/A	N/A	N/A	N/A	N/A

The fields have the following interpretation:

- A[3:0]—Target address (most-significant byte first).
- DS—Data Size (0x08 = byte, 0x10 = half-word, 0x20 = word). Unsupported DS values result in the failure response.

- C[3:0]—Number of data elements (bytes, half-words or words as appropriate) in data stream (most-significant byte first).
- ACK[3:0]—0x56, 0x78, 0x78, 0x56.
- —: Don’t Care (but must be present)
- N/A—No response.

7.4.3.2.3 Write Memory

The Write Memory command, shown in Table 7-20, writes a byte, half-word or word of data to a given address in memory.

Table 7-20. Write Memory Command

Command	0x02	0x02	A[3:0]		DS	—	—	—	—	D[3:0]	—
Response (success)	ACK[3:0]			0x12	0x8A	0x8A	0x12	N/A	N/A	N/A	N/A
Response (failure)	ACK[3:0]			N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

The fields have the following interpretation:

- A[3:0]—Target address (most-significant byte first).
- DS—Data Size (0x08 = byte, 0x10 = half-word, 0x20 = word). Unsupported DS values result in the failure response.
- D[3:0]—Data to write, most-significant byte first. For DS = 0x08, only D[0] is used. For DS =0x10, only D[1:0] is used.
- ACK[3:0]—0x12, 0x34, 0x34, 0x12 for production-level security, and 0x56, 0x78, 0x78, 0x56 otherwise.
- —: Don’t Care (but must be present)
- N/A—No response.

At production-level security, the address ranges that may be written are restricted to those listed for DCD. Attempts to write outside of the valid ranges are ignored and result in the failure response. For other security levels, no restrictions apply to the target address.

7.4.3.2.4 Re-enumerate

The Re-enumerate command resets the USB connection with an updated descriptor.

Table 7-21 shows the Re-enumerate commands and responses.

Table 7-21. Re-Enumerate Command

Command	0x09	0x09	—	—	—	—	—	—	—	SN[3:0]	—
Response	0x89	0x23	0x23	0x89	N/A	N/A	N/A	N/A	N/A	N/A	N/A

The fields have the following interpretation:

- SN[3:0]—Serial number for enumeration descriptor.
- —: Don’t Care (but must be present)
- N/A—No response.

7.4.3.2.5 Write File

The Write File command, shown in Table 7-22, writes a stream of bytes to a given address in memory. The byte stream may be assigned a file type in order to distinguish CSF, DCD and application files. An application file type leads to the termination the serial download protocol, with the next command (whatever the command byte values) being treated as the Completed command.

Table 7-22. Write File Command

Command	0x04	0x04	A[3:0]		—	C[3:0]	—	—	—	—	FT
Response	ACK[3:0]		N/A							
Data	Byte stream with data for lowest address first.									

The fields in Table 7-22 have the following interpretation:

- A[3:0]—Target address (most-significant byte first).
- C[3:0]—Number of bytes in data stream (most-significant byte first).
- FT—File Type (0xAA = application (terminates protocol), 0xCC = CSF, 0xEE = DCD). With unrecognized FT values, the file is still downloaded, but the pointers to the three essential files are not modified.
- ACK[3:0]—0x12, 0x34, 0x34, 0x12 for production-level security and 0x56, 0x78, 0x78, 0x56 otherwise.
- —: Don’t Care (but must be present)
- N/A—No response.

At production-level security, the address ranges that may be written are restricted to those listed for DCD. Attempts to write outside of the valid ranges are ignored and result in the failure response. For other security levels, no restrictions apply to the target address.

7.4.3.2.6 Completed Command

The Completed command, shown in Table 7-23, is required after the Write File command with application file type in order to terminate the protocol. The content of the command is irrelevant, but a command must be sent. This command triggers authentication and DCD processing (if required) followed by execution of the application. At production-level security, if application authentication fails, the serial download protocol resumes, with the status code for authentication failure available through the Get Status command.

Table 7-23. Completed Command

Command	—	—	—	—	—	—	—	—	—	—	—
Response	0x88	0x88	0x88	0x88	N/A	N/A	N/A	N/A	N/A	N/A	N/A

The fields in Table 7-23 have the following interpretation:

- —: Don't Care (but must be present)
- N/A—No response.

7.4.4 Error Logging

All the ROM errors are logged to the pu_irom_error_status variable, at address 0x1000_18DC.

7.5 High Assurance Boot (HAB)

The high assurance boot (HAB) component of the ROM protects against the potential threat of attackers modifying areas of code or data in programmable memory to make it behave in an incorrect manner. The HAB also prevents attempts to gain access to features that should not be available. The integration of the HAB feature with the ROM code ensures that i.MX35 does not enter an operational state if the existing hardware security modules have detected a condition that may be a security compromise or areas of memory deemed to be important have been modified.



Figure 7-5. Secure Boot Components

Figure 7-5 illustrates the components used during a secure boot. The ARM core has independent HAB libraries and makes use of the shared RTICv3, shared SAHARAv4LT and shared SCC2. The HAB provides support for SHA-256 message digests and RSA encryption operations. The HAB supports SHA-256 through SAHARAv4LT, RTICv3 hardware modules or through a software implementation that runs on the core processor. The RSA encryption operations are performed by software.

The HAB requires the location of two components in Flash: the starting address of the super root key (SRK) data and the starting address of the command sequence file (CSF) data. Both of these components are defined in the Flash header (Figure 7-2). The SRK defined in the application data located in Flash is validated by the HAB. The HAB performs a SHA-256 hash digest of the SRK provided in the application data. It then compares the computed hash with the value stored in the eFuses. If validation of the SRK is unsuccessful then ROM enters the serial bootloader.

The CSF provides the signature and certificate information for the Flash image. The CSF is generated by using a client/server Code Signing Tool (CST).

7.5.1 HAB Types

Table 7-24 shows HAB types, and indicates their effects on the boot flow.

Table 7-24. HAB Types

HAB TYPE	HAB_TYPE Fuse Value	Action
HAB_ENGINEERING	0x1	Initialize secure hardware, execute DCD block and authenticate applications prior to their execution. Any errors detected are logged, but have no influence on the boot flow.
HAB_PRODUCT	0x2	Initialize secure hardware, execute DCD block and authenticate applications prior to their execution. Any errors detected are logged and control passes to the USB/UART Bootloader.
HAB_SEC_DISABLED	0x4	Bypass HAB functions: do not initialize SHW, do not execute HW Configuration block and do not authenticate applications prior to their execution.

7.5.2 Function Prototypes

Three HAB functions are available to application code residing outside of the ROM. An additional function is also available to enter the ROM serial bootloader directly. These functions can be considered trustworthy since they are located in ROM and cannot be changed.

7.5.2.1 pu_irom_boot_decision

Syntax:

```
void pu_irom_boot_decision(void)
```

Description:

Entry point for the serial downloader. Performs the check of whether to use UART or USB for the serial bootloader.

Inputs:

- None.

Returned Value:

- None.

PreConditions/Assumptions:

- GPIO for selecting USB Serial PHY and ULPI PHY is set appropriately.

Post Conditions:

- None.

7.5.2.2 hab_csf_check

Syntax:

```
hab_result hab_csf_check(
UINT8    csf_count,
UINT32   *csf_list);
```

Description:

Performs integrity checks on software in programmable memory as instructed by CSFs.

Inputs:

The number of CSFs to be processed and their locations

Returned Value:

The structure

```
typedef struct
{
    unsigned char status; /* Status code */
    unsigned char type; /* HAB type from Table 7-24 */
} hab_result;
```

with processor TYPE and one of the following status codes:

- HAB_PASSED if all CSFs are valid and all verifications in all CSFs are satisfied.
- HAB_DATA_OUT_OF_BOUNDS if csf_count is 0, csf_count exceeds maximum length of CSF chain or csf_list is NULL.
- Appropriate error code for other failures as stated in Table 7-26.
- HAB_FAILURE otherwise.

Pre Condition/Assumptions:

- Verified blocks list and subordinate keys list are initialized.
- The parameter csf_list points to a list of length csf_count.

Post Condition:

- The verified blocks list contains the list of successfully verified data blocks, padded at the end of the list to indicate that no more verified block is available.
- The subordinate keys list contains successfully validated subordinate keys.
- If HAB_SHA1_RTIC_KEEP, HAB_RSA_SHA1_RTIC_KEEP, HAB_SHA256_RTIC_KEEP and HAB_RSA_SHA256_RTIC_KEEP algorithm types are used in CSF commands, the RTIC hash digest registers and runtime enable masks are initialized in preparation for run-time mode operation.

7.5.2.3 hab_assert_verification

Syntax:

```
hab_result hab_assert_verification(
UINT8    *block_start,
UINT32    block_length);
```

Description:
Perform only after a CSF Check. Determines if a block of data lies within the regions of the pre-authenticated block or the regions verified during CSF Check.
The state of the SCC (if enabled and the processor TYPE is not engineering) is also tested to ensure that the hardware is secure.

Inputs:

Starting address and length (in bytes) of the data block.

Returned Value:

The structure:

```
typedef struct
{
    unsigned char status; /* Status code */
    unsigned char type; /* HAB type from Table 7-24 */
} hab_result;
```

with processor TYPE and one of the following status codes:

- HAB_PASSED if all tests pass,
- HAB_FAIL_ASSERT if block is not pre-authenticated or in regions verified during CSF Check,
- HAB_SCC_NOT_SECURE if SCC is not in the secure state and processor TYPE is not engineering,
- HAB_FAILURE otherwise.

Pre Condition/Assumptions:

- The verified blocks list contains (start, length) pairs of 32 bit unsigned integer values, padded at the end of the list to indicate that no more verified block is available. If the given block has been verified or pre-authenticated, it is assumed to lie wholly within the boundaries of a single block in the verified blocks list.

Post Condition:
None.

7.5.3 API Jump Table Addresses

The address of the HAB functions are available via a jump table defined in the ROM. Table 7-25 lists the functions and the associated jump table address.

Table 7-25. HAB API Jump Table Addresses

HAB API Function	Jump Table Address
hab_csf_check	0x8C
hab_assert_verification	0x90
pu_irom_boot_decision	0x0040_5FE0

7.5.4 HAB Status Codes and Algorithm Types

Table 7-26. HAB Status Codes

Name	Description	Value
HAB_DATA_OUT_OF_BOUNDS	Data specified is out of bounds.	0x8D
HAB_FAIL_ASSERT	Error during Assert Verification.	0x55
HAB_FAIL_HASH_VERIFICATION	Hash verification failed (including hash verification on certificates).	0x36
HAB_FAIL_PK_VER	Certificate parsing failed, or the certificate contained an unsupported key (including unsupported key length).	0x33
HAB_FAIL_SIG_VERIFICATION	Signature verification failed (including signature verification on certificate).	0x35
HAB_FAIL_SUPER_ROOT_INSTALL	Super-Root key installation failed.	0x47
HAB_FAILURE	Failure not matching any other description.	0x39
HAB_INVALID_CSF_COMMAND	CSF Command Sequence contains an unsupported command identifier.	0x4B
HAB_INVALID_CSF_HEADER	Absence of expected CSF Header (including mismatched HAB Version).	0x4E
HAB_INVALID_CSF_LENGTH	CSF length is unsupported.	0x4D
HAB_INVALID_CSF_TYPE	CSF TYPE does not match processor TYPE.	0x2E
HAB_INVALID_CSF_UID	CSF UID does not match either processor UID or generic UID.	0x2D
HAB_INVALID_CSF_CODE	CSF Customer/Product code does not match processor Customer/Product code.	0x3A
HAB_INVALID_KEY_INDEX	Key index is either unsupported, or an attempt is made to overwrite the Super-Root key from a CSF command.	0x87
HAB_PASSED	Successful operation completion.	0xF0
HAB_SCC_NOT_SECURE	SCC unexpectedly not in Secure State.	0x17
HAB_SECURE_RAM_BAD_KEY	SecureRAM secret key invalid.	0x1E
HAB_SECURE_RAM_CLR_FAIL	SecureRAM initialization failure.	0x1D
HAB_SECURE_RAM_FAIL	SecureRAM Self Test failure.	0x1B
HAB_SCC_FAIL	SCC unexpectedly not in Non-Secure State	0x53

Table 7-26. HAB Status Codes (Continued)

Name	Description	Value
HAB_SECURE_RAM_INT_ERR	SecureRAM internal failure.	0x2B
HAB_SECURE_RAM_SEC_KEY	SecureRAM secret key unexpectedly in use.	0x27
HAB_SAHARA_FAIL	SAHARA failure.	0x3C
HAB_SAHARA_SCC_FAIL	SAHARA/SCC connectivity failure.	0x59
HAB_RTIC_REGION_FAIL	All RTIC regions are allocated.	0xA3
HAB_RTIC_SCC_FAIL	RTIC/SCC connectivity failure.	0x93
HAB_SHW_DISABLED	SHW is not enabled.	0x0F
HAB_UNINITIALISED_KEY_INDEX	An attempt is made to read a key from the list of subordinate public keys at a location where no key is installed.	0x8B
HAB_UNSUPPORTED_ALGORITHM	Algorithm type is either invalid or otherwise unsupported (for example, Debug Port activated while the HAC of a non-engineering processor TYPE is in use).	0x8E
HAB_INVALID_WRITE_REG	Write operation to register failed.	0x66

Chapter 8
Power Management

The clock controller module (CCM) supports several power management techniques to reduce active and static power consumption.

8.1 Power Saving Methodology

This section discusses power savings (active power savings and leakage power savings) and power modes.

8.1.1 Active Power Savings

Active power savings includes the following:

- Dynamic voltage frequency scaling (DVFS) reduces active power consumption by scaling voltage and frequency according to required MIPs.
- Dynamic process temperature compensation (DPTC) reduces active power consumption by adjusting supply voltage according to the individual device's characteristics and ambient temperature.
- Clock gating reduces active power consumption by gating the clock to each module while the module is in idle state.

8.1.1.1 Dynamic Voltage Frequency Scaling (DVFS)

The CCM allows simple software dynamic voltage frequency scaling. The frequency of the core clock domain and the voltage of the chip can be changed on the fly while all modules (including the core) continue their normal operation. The voltage of the device can be changed through the CSPI port to the power management integrated circuit (PMIC). The frequency of the core clock domain can be changed by configuring the postdivider only in the CCM. Additionally, the CCM can be configured to generate an ARM clock on the fly with frequency 532 MHz, 399 MHz, 266 MHz, or 133 MHz, while the AHB clock frequency is maintained at 133 MHz.

8.1.1.2 Dynamic Process Temperature Compensation (DPTC)

The DPTC module detects the minimum operating voltage for the device, taking into account the maximum level of processing activity and ambient temperature for a given frequency. The DPTC inputs predefined values for processor-speed performance measurements and generates an interrupt if the value of the supply voltage must be updated.

8.1.1.3 Clock Gating

The CCM has clock gating to reduce dynamic power consumption while each module is idle. Clock gating can be controlled by software configuration or system low-power modes. The gating cell is within the CCM for each clock root, and some gating cells are in front of the divider to save more power while gating the clock.

8.1.2 Leakage Power Savings

Leakage power savings includes the following:

- Active well bias (AWB) reduces static power consumption by applying back bias on transistors. AWB can be applied on ARM11P and EMI while they are not functioning (in low-power modes). AWB can help reduce the leakage power for the ARM11 platform and EMI in the device. In some low-power modes, the CCM can control the ARM11 and EMI to apply back bias on transistors.
- Low-power mode can reduce the system power to several levels. The ARM core can be put into standby mode, clocks can be gated, in some cases PLLs can be stopped, and the oscillator can be powered off. Furthermore, the core logic voltage can be reduced to state-retention level when the device is idle. Low-power mode can be configured to power off the oscillator and thus save power. In stop mode the core logic is idle, and the supply voltage can be reduced.

8.1.3 Power Modes

Table 8-1 shows the low-power modes for the device.

Table 8-1. Low-power Modes

Mode	Core	ARM11P MAX	Modules	MPLL	PPLL[b]	Osc24M[a]	Osc Audio[b]
Run	Active	Active	Active, Idle or Disabled [c]	On	On/off	On	On/off
Wait	Disabled	Active	Active, Idle or Disabled [c]	On	On/off	On	On/off
Doze	Disabled	Disabled	Active, Idle, or Disabled [c]	On	On/off	On	On/off
Stop	Disable	Disable	Disabled [d]	Off	Off	On/Off	Off
State-Retention[e]	Disable	Disable	Disabled	Off	Off	On/Off	Off
Static[a]	Disable	Disable	Disabled	Off	Off	Off	Off

a. The 24 MHz oscillator is the source of the PLL reference clock, and it is also the default source of the CKIL. It should be kept on in RUN/WAIT/DOZE mode, and can be configured to keep on or power off in STOP mode. While Osc24M is powered off in STOP mode, all clocks are off including the CKIL. The power consumption is the lowest in this mode. This special STOP mode is called static stop mode.

b. The PPLL and the oscillator audio can be configured by software to work or not in each mode. In STOP mode, it is better to close them to save power.

c. During run, wait and doze modes, the software can configure the modules to be active or off.

d. Some modules, for example, IPU self-refresh mode, can operate in STOP mode while the CKIL is still working.

e. The CCM_CCMR[VSTBY] software bit can be configured to reduce the logic core supply from 1.1 V to 1.0 V. This special STOP mode is called state-retention mode.

The following example interrupt sources may be used to wake up the ARM core:

- USB
- KPP
- UART1, UART2, UART3
- FlexCAN

Some interrupts need CKIL to be running to generate, but others can generate without the CKIL in the same way as the interrupt triggered by FlexCAN.

8.2 Supplies

Table 8-2 describes the device power supply requirements.

Table 8-2. Power Supply Requirements

Module	Minimum Voltage	Typical Voltage	Maximum Voltage
Digital Logic Domain	1.0	1.2	1.65
DDR Pins	1.75	1.8	1.9
Other Pins	3.0	3.3	3.6
MLB	2.25	2.5	2.75
USB PHY	3.0	3.3	3.6
USB VBUS	4.5	5.0	5.5
24 Mhz Oscillator	3.0	3.3	3.6
Fusebox Program	3.0	3.3	3.6
PLL Domain	1.4	1.5	1.65
FLASH	3.0	3.3	3.6
HDD	3.0	3.3	3.6
MMC	3.0	3.3	3.6

8.3 Power Up Sequence

The general power-up sequence is as follows:

1. Turn on the digital logic domain QVCCx and IO power supply:
2. Turn on all analog power supply.

8.4 Handshake Signals

The PMIC and the device have handshake signals for state-retention function in low-power mode. While entering low-power mode, if the CCM wants to lower core logic to 1.0 V, it asserts ccm_vstby_pmic to PMIC. While exiting from low-power mode, the ccm_vstby_pmic signal negates, and the PMIC sends back the pmic_rdy (active) signal to confirm that the PMIC is ready and the voltage has been recovered from 1.0 V.

i.MX35 (MCIMX35) Multimedia Applications Processor Reference Manual Book II

Rev. 3
11/2010

Chapter 9
1-Wire Module (1-Wire)

9.1 Overview

The 1-Wire module provides the communication link to a generic 1-Kbit add-only memory. The module sends or receives one bit at a time with an option for software to manage the data using bytes. The required protocol for accessing the generic 1-Wire device is defined by Maxim-Dallas. The generic 1-Wire device holds battery characteristics information.

Figure 9-2 shows a block diagram of the 1-Wire module.



Figure 9-1. 1-Wire Module Block Diagram

9.1.1 Features

The 1-Wire module includes the following features:

- Performs the 1-Wire bus protocol to communicate with an external 1-Wire device.
- Provides a clock divider to generate a 1-Wire bus reference clock (derived from the main clock provided internally to the module).
- Supports byte transfers with optional interrupts for more efficient programming.
- Provides search ROM accelerator mode to speed the search ROM protocol.

9.1.2 Modes of Operation

The 1-Wire module supports the following operations:

- Normal operating modes (See Section 9.4.1, “Normal Operating Modes.”)
  - — Bit or byte transfers
  - — Reset/presence-detect pulse
  - — Search ROM accelerator mode
- Low-power mode (See Section 9.4.2, “Low-Power Mode.”)

9.2 External Signals

Table 9-1 shows the signal that interfaces with a generic 1-Wire device.

Table 9-1. 1-Wire Module Signal

Signal	I/O	Function
OWDAT	I/O	1-Wire bus Requires an external pull-up resistor. The recommended resistor value is specified by the generic 1-Wire device used in a given system.

9.3 Memory Map and Register Definition

This section provides the module memory map and detailed descriptions of all registers.

9.3.1 Memory Map

Table 9-2 shows the 1-Wire memory map.

Table 9-2. 1-Wire Memory Map

Base Address Offset	Register	Access	Reset Value	Section/Page
0x0000 (CONTROL)	Control register	R/W	0x0000	9.3.2.1/9-3
0x0002 (TIME_DIVIDER)	Time divider register	R/W	0x0000	9.3.2.2/9-4
0x0004 (RESET)	Reset register	R/W	0x0000	9.3.2.3/9-4
0x0006 (COMMAND)	Command register	R/W	0x0000	9.3.2.4/9-5
0x0008 (TX/RX)	Transmit/receive register	R/W	0x0000	9.3.2.5/9-5
0x000A (INTERRUPT)	Interrupt register	R	0x000E	9.3.2.6/9-6
0x000C (INTERRUPT_EN)	Interrupt enable register	R/W	0x0000	9.3.2.7/9-7

9.3.2 Register Descriptions

This section provides the detailed descriptions for the registers. All registers are byte-addressable.

9.3.2.1 Control Register (CONTROL)

The control register is used to initiate the reset/presence-detect sequence and bit transfers. The register also provides the presence-detect status and bit-read status.

Figure 9-2 shows the register. Table 9-3 describes the register fields.

Offset 0x0000 (CONTROL) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	RPP	PST	WR0	WR1	RDST	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-2. Control Register

Table 9-3. Control Register Field Descriptions

Field	Description
15–8	Reserved
7 RPP	Reset/Presence-detect Pulse. This bit is self-clearing and is cleared after the presence or absence of an external device is determined. See Section 9.4.1.1, “Reset/Presence-detect Pulse.” When writing: 0 Do nothing. 1 Generate reset pulse and sample the bus for the presence pulse from the external device. When reading: 0 Reset pulse complete. 1 Sequence not complete.
6 PST	Presence Status. This bit is valid after the RPP bit is self-cleared. 0 Device is not present. 1 Device is present.
5 WR0	Write 0. This bit is self-clearing and is cleared when the write of the bit is complete. See Section 9.4.1.2.1, “Write-0 Sequence.” When writing: 0 Do nothing. 1 Write a 0 bit to the interface. When reading: 0 Write sequence complete. 1 Sequence not complete.

Table 9-3. Control Register Field Descriptions (Continued)

Field	Description
4 WR1	Write 1 / Read. This bit is self-clearing and is cleared when the write sequence is complete. See Section 9.4.1.2.2, "Write-1 / Read Sequence." When writing: 0 Do nothing 1 Write a 1 bit to the interface and sample the bus. When reading: 0 Sequence complete. 1 Sequence not complete.
3 RDST	Read Status. This bit is valid after the WR1 bit is self cleared. 0 A 0 has been sampled. 1 A 1 has been sampled.
2–0	Reserved

9.3.2.2 Time Divider Register (TIME_DIVIDER)

The time divider register is used for dividing the main clock (ipg_clk) input down to 1 MHz to generate the module's time base.

Figure 9-3 shows the register. Table 9-4 describes the register fields.

Offset 0x0002 (TIME_DIVIDER) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	DVDR							
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-3. Time Divider Register

Table 9-4. Time Divider Register Field Descriptions

Field	Description
15–8	Reserved
7–0 DVDR	Divider Factor. The internal clock divider uses this field to generate the required time base for the module. See Section 9.4.3, "Clocks." 0x00 1 (default) 0x01 2 - - - - - - 0xFF 256

9.3.2.3 Reset Register (RESET)

The reset register is used to perform a software reset of the 1-Wire module. Figure 9-4 shows the register. Table 9-5 describes the register fields.

Offset 0x0004 (RESET) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RST
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-4. Reset Register

Table 9-5. Reset Register Field Descriptions

Field	Description
15–1	Reserved
0 RST	Software Reset. See Section 9.4.4.2, “Software Reset.” 0 Do not perform a software reset. 1 Initiate a software reset and hold the module in the software-reset state.

9.3.2.4 Command Register (COMMAND)

The 1-Wire module can be configured to run in search ROM accelerator mode using the command register. See Section 9.4.1.4, “Search ROM Accelerator Mode.”

Figure 9-5 shows the register. Table 9-6 describes the register fields.

Offset 0x0006 (COMMAND) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRA	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-5. Command Register

Table 9-6. Command Register Field Descriptions

Field	Description
15–2	Reserved
1 SRA	Search ROM Accelerator. This bit is cleared when the reset-presence-pulse bit CONTROL[RPP] is set. 0 Deactivate the search ROM accelerator. 1 Switch to search ROM accelerator mode.
0	Reserved

9.3.2.5 Transmit/Receive Register (TX/RX)

Data sent and received from the 1-Wire module passes through the transmit/receive (TX/RX) register. The 1-Wire module is double-buffered with separate transmit and receive buffers connected to the TX/RX register. See Section 9.4.1.3, “Byte Transfers.”

Figure 9-6 shows the register. Table 9-7 describes the register fields.

Offset 0x0008 (TX/RX) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	DATA							
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-6. Transmit/Receive Register

Table 9-7. Transmit/Receive Register Field Descriptions

Field	Description
15–8	Reserved
7-0 DATA	Data byte. When writing: The data byte is written to the transmit buffer. When reading: A data byte is read from the receive buffer. The data is valid only when INTERRUPT[RBF] is set.

9.3.2.6 Interrupt Register (INTERRUPT)

Flags for the reset/presence-detect sequence and byte transfer operations are located in the interrupt register. These flags can generate an interrupt if the corresponding enable bit is set in the interrupt enable register.

If interrupts are enabled, reading the interrupt register clears the interrupt even if all the current flags are not cleared; the interrupt service routine should clear all pending flags during each routine call.

NOTE

When a byte is written to the transmit/receive register, software then waits for a transmit shift register empty (TSRE) interrupt to occur. When the TSRE flag is set, the receive buffer full (RBF) flag is also set. The RBF flag does not trigger an interrupt, assuming it is disabled. however, software should read the transmit/receive register to clear the RBF flag in order to give a proper status of the pending interrupts.

Figure 9-7 shows the register. Table 9-8 describes the register fields.

Offset 0x000A (INTERRUPT) Access: User read

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	RSRF	RBF	TSRE	TBE	PDR	PD
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0

Figure 9-7. Interrupt Register

Table 9-8. Interrupt Register Field Descriptions

Field	Description
15–6	Reserved
5 RSRF	Receive shift register full. Hardware automatically clears this flag when data in the receive shift register is transferred to the receive buffer. 0 The receive shift register is empty or currently receiving data. 1 A byte is waiting in the receive shift register to be transferred to the receive buffer.
4 RBF	Receive Buffer Full. This flag is cleared when software reads the byte from the TX/RX register. This flag prevents new data from being shifted into the receive buffer from the receive shift register. 0 No new data 1 A byte is waiting to be read from the TX/RX register.
3 TSRE	Transmit Shift Register Empty. Hardware automatically clears this flag when data in the transmit buffer is transferred to the transmit shift register. 0 Sending data 1 The transmit shift register is empty and is ready to receive the next byte from the Transmit buffer.
2 TBE	Transmit Buffer Empty. This flag is cleared when software writes a byte to the TX/RX register. 0 The Transmit buffer is currently sending data to the transmit shift register. 1 Nothing to transmit
1 PDR	Presence Detect Result. When a presence-detect (PD) interrupt occurs, this bit reflects the result of the presence-detect sequence. Note that this bit does not generate an interrupt. 0 Device found 1 Device not found
0 PD	Presence Detect. After an 1-Wire reset has been issued, this flag is set after the appropriate amount of time for a presence detect pulse to have occurred. This flag is cleared when software reads the interrupt register. 0 A reset/presence-detect sequence has not been issued. 1 Reset/presence-detect sequence has completed. The result is provided in the PDR bit.

9.3.2.7 Interrupt Enable Register (INTERRUPT_EN)

The interrupt enable register allows the system programmer to specify the source of interrupts. During a reset (hardware or software), all bits in this register are cleared, disabling all interrupt sources.

Figure 9-8 shows the register. Table 9-9 describes the register fields.

Offset 0x000C (INTERRUPT_EN) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	ERSF	ERBF	ETSE	ETBE	IAS	EPD
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 9-8. Interrupt Enable Register

Table 9-9. Interrupt Enable Register Field Descriptions

Field	Description
15–6	Reserved
5 ERSF	Enable receive shift register full interrupt. 0 Disable interrupt. 1 Enable interrupt.
4 ERBF	Enable Receive Buffer Full Interrupt. 0 Disable interrupt. 1 Enable interrupt.
3 ETSE	Enable Transmit Shift Register Empty Interrupt. 0 Disable interrupt. 1 Enable interrupt.
2 ETBE	Enable Transmit Buffer Empty Interrupt. 0 Disable interrupt. 1 Enable interrupt.
1 IAS	Interrupt Trigger Active State. This bit determines the polarity for all interrupts. Note that this bit is not an interrupt-enable bit. 0 Active high interrupt 1 Active low interrupt
0 EPD	Enable Presence Detect. 0 Disable interrupt. 1 Enable interrupt.

9.4 Functional Description

The 1-Wire module interfaces with a generic 1-Kbit add-only memory through a simple 1-bit bus. Software uses the 1-Wire bus to program and read the 1-Kbyte memory.

The protocol involves first issuing one of four ROM function commands before the EPROM is accessible:

- Read ROM
- Match ROM
- Search ROM
- Skip ROM

Through the 1-Wire bus, the host software interfaces with the generic 1-Wire device and allows the required commands to be issued to control the EPROM of a generic 1-Wire device. The host (through the 1-Wire interface) is the bus master, and the generic 1-Wire device(s) are the slave(s)

9.4.1 Normal Operating Modes

The 1-Wire module supports the following 1-Wire bus protocol functions:

- Reset/presence-detect pulse using the control register (See Section 9.4.1.1, “Reset/Presence-detect Pulse.”)
- Bit transfers using the control register (See Section 9.4.1.2, “Bit Transfers.”)

- Byte transfers using the TX/RX register (See Section 9.4.1.3, “Byte Transfers.”)
- Search ROM accelerator mode using the command register and the TX/RX register (See Section 9.4.1.4, “Search ROM Accelerator Mode.”)

9.4.1.1 Reset/Presence-detect Pulse

The 1-Wire module provides for an automated initialization sequence for the 1-Wire bus. Software initiates the initialization sequence by setting CONTROL[RPP]. The automated initialization sequence is as follows:

1. Generate a reset pulse.
2. Listen for a response from an external device by sampling for the 1-Wire device presence bit.
3. After an amount of time determined by the 1-Wire standard, latch the presence bit (true or false) in CONTROL[PST].

If an external device is detected (PST = 1), software can begin communications on the 1-Wire bus.

The presence pulse is used by the 1-Wire to determine if at least one generic 1-Wire device is connected. Software determines if more than one generic 1-Wire device exists; see Section 9.4.1.1, “Reset/Presence-detect Pulse.”

9.4.1.2 Bit Transfers

After the initialization sequence (see Section 9.4.1.1, “Reset/Presence-detect Pulse), software can write and read one bit at a time using the control register.

9.4.1.2.1 Write-0 Sequence

The Write-0 sequence writes a zero bit to the generic 1-Wire device. Setting the CONTROL[WR0] bit initiates the Write-0 pulse sequence. Once the write is complete, the WR0 bit is automatically cleared.

9.4.1.2.2 Write-1 / Read Sequence

The Write-1 sequence writes a one bit to the generic 1-Wire device. Setting the CONTROL[WR1] bit initiates the Write-1 pulse sequence. Once the write is complete, the WR1 bit is automatically cleared.

Because the Write-1 and Read timings are identical, this sequence also reads a bit from the bus. The sampled value is stored in the read status bit CONTROL[RDST] and is valid after the WR1 bit is self-cleared.

9.4.1.3 Byte Transfers

After the initialization sequence (see Section 9.4.1.1, “Reset/Presence-detect Pulse”), software can transfer a byte at a time using the TX/RX register. Writing to the register connects to the Transmit buffer; reading to the register connects to the receive buffer. See Figure 9-9.



Figure 9-9. Byte Transfers

The transmit buffer connects to an internal transmit shift register where data is shifted serially onto the bus LSB first. Similarly, the receive buffer connects to an internal receive shift register where data is sampled serially from the bus.

Software can read a byte from the generic 1-Wire device as follows:

1. Write 0xFF to the transmit/receive register location (connected to the transmit buffer).
2. Wait for the receive-buffer-full (INTERRUPT[RBF]) interrupt (or poll the flag bit directly if the interrupt is disabled). During this time, the hardware is writing ones on the bus while sampling the wired-AND of the data from the device. The read data is shifted into the receive shift register. When a byte is collected in the receive shift register, the data is transferred to the receive buffer, and the RBF flag is set.
3. Read from the transmit/receive register location (connected to the receive buffer) upon receiving the RBF interrupt.

If the receive buffer is full, new data is not shifted from the receive shift register until the current data is read. To prevent the loss of data, software must read the TX/RX register to clear the receive-buffer-full flag (INTERRUPT[RBF]). This allows the receive shift register to shift new data into the receive buffer.

9.4.1.4 Search ROM Accelerator Mode

In search ROM accelerator mode, the 1-Wire module relieves software from having to perform single-bit operations on the bus and helps to determine whether more than one generic 1-Wire device exists.

The host transmits the 16-byte search value based on the last ROM value found. These 16 bytes are 0x00 for the first run. The 16 bytes returned contain the new ROM code and are also used to generate the next 16 bytes to transmit. This process is repeated until serial numbers duplicate to find all devices.

The 1-Wire module enters search ROM accelerator mode when COMMAND[SRA] is set. This protocol specifies that the bus master read two bits (a bit and its complement), then writes a bit to specify which devices should remain on the bus for further processing. This mode requires that a reset followed by the search ROM command (0xF0) has already been issued on the 1-Wire bus.

The 1-Wire module automatically exits search ROM accelerator mode if the 1-Wire bus is re-initialized; see Section 9.4.1.1, “Reset/Presence-detect Pulse.”

9.4.2 Low-Power Mode

The 1-Wire module automatically goes into low-power mode whenever it is not communicating with a generic 1-Wire device. The main clock is gated off in low-power mode.

As soon as software writes to any register, the 1-Wire module exits low-power mode.

9.4.3 Clocks

The 1-Wire module takes a main clock as a module input and passes it through a clock divider (see the block diagram in Figure 9-1). Software must program the divider factor to generate a 1-MHz clock that is used as an internal time base for the module, as given by Equation 9-1.

$$\text{time\_base} = \text{main\_clock} \div (\text{TIME\_DIVIDER[DVDR]} + 1) \qquad \textit{Eqn. 9-1}$$

For example, if the main clock frequency is 30 MHz, the value to write to the divider register is 29. If the main clock input frequency is not an integer, the programmer must ensure the time base frequency is within the range given by Equation 9-2.

$$0.98\ \text{MHz} \leq \text{time\_base} \leq 1.02\ \text{MHz} \qquad \textit{Eqn. 9-2}$$

NOTE

A main clock frequency below 10 MHz causes improper function of the module.

9.4.4 Reset

The 1-Wire module supports two levels of reset: hardware and software.

9.4.4.1 Hardware Reset

Whenever a device reset occurs, a hard reset is performed on the 1-Wire module, clearing all values written to all registers.

9.4.4.2 Software Reset

Software initiates a software reset by setting the reset bit RESET[RST]. A software reset clears all data written to the registers except for the command and interrupt registers (COMMAND, INTERRUPT).

Note that the reset register (RESET) itself is not cleared during a software reset. Software must clear the RST bit to release the software reset.

9.4.5 Interrupts

The 1-Wire generates interrupts through the programming of the interrupt enable register; see Section 9.3.2.7, “Interrupt Enable Register (INTERRUPT_EN).” The 1-Wire can generate interrupts under the following conditions:

- Receive shift register or buffer full

- Transmit shift register or buffer empty
- Presence detect

Once any of these conditions are met, the interrupt register (see Section 9.3.2.6, “Interrupt Register (INTERRUPT)”) sets the corresponding bit and generates an interrupt if enabled in the interrupt enable register. The IAS bit within the interrupt enable register determines if the interrupt generated is active low, or active high. By default all interrupts are active high, and software should not modify IAS.

Chapter 10
Asynchronous Sample Rate Converter (ASRC)

10.1 Introduction

Figure 10-1 shows the system view of the ASRC module and other related modules.



Figure 10-1. System Overview

Figure 10-2 shows the block diagram.



Figure 10-2. ASRC Block Diagram

10.1.1 Overview

The incoming audio data to this chip may be received from various sources at different sampling rates. Also, the outgoing audio data of this chip may have different sampling rates, and it can also be associated to output clocks that are asynchronous to the input clocks.

The asynchronous sample rate converter (ASRC) converts the sampling rate of a signal associated to an input clock into a signal associated to a different output clock.The ASRC supports concurrent sample rate conversion of up to 10 channels of about –120dB THD+N. The sample rate conversion of each channel is associated to a pair of incoming and outgoing sampling rates. The ASRC supports up to three sampling rate pairs.

The ASRC is hard-coded, implemented as a coprocessor, and requires minimal CPU intervention.

10.1.2 Features

Table 10-1 shows the ASRC module specifications.

Table 10-1. ASRC Specifications

Parameters	Test Conditions	Minimum	Typical	Maximum	Unit
Channels Supported	—	2	2*n	10	—
Pairs of Rate Conversion	—	1	—	3	—
THD + N	120 MHz < Fmaster < 160 MHz	—	–120	—	dB
Dynamic Range	—	—	—	144	dB
Settling Time	—	—	40	—	ms

Other features include the following:

- Individual association of each channel to one of the sampling rate pairs
- Support ratio (Fsin/Fsout) range between 1/24 to 8
- Designed for rate conversion between 44.1 kHz, 32 kHz, 48 kHz, and 96 kHz. The useful signal bandwidth is below 24 kHz.
- Other input sampling rates in the range of 8 kHz – 100 kHz are also supported, but with less performance.
- Other output sampling rates in the range of 30 kHz to 100 kHz are also supported, but with less performance.
- Limited support for the case when the output sampling rate is between 8 kHz – 30 kHz. The limitation is the supported ratio (Fsin/Fsout) range.
- Automatic accommodation to slow variations in the incoming and outgoing sampling rates.
- Linear phase
- Tolerant to sample clock jitter
- Designed for real-time streaming audio usage. Can be used for non-realtime streaming audio usage when the input sampling clocks are not available.

Clock and data connection features include the following:

- The sampling rate clocks are directly connected to the ASRC model and the ratio estimation of the input clocks with output clocks is done in ASRC hardware.
- In any usage case, the output sampling clocks must be activated.
- In a real-time streaming audio case, both input and output sampling-rate clocks need to be activated.
- In a non-realtime streaming audio case, the input sampling rate clocks can be avoided by setting ideal-ratio values into the ASRC interface registers.
- The clock signals come from the following modules:
  - ESAI, receiving clock and transmitting clock
  - SSI-1, receiving clock and transmitting clock
  - SSI-2, receiving clock and transmitting clock

  - SPDIF, receiving clock and transmitting clock
  - MLB clock
  - CORE master clock derivative (default: 768 kHz)
- The exchange of audio data is done by the CORE accessing the ASRC module through registers defined on the IP bus interface.

10.1.3 Modes of Operation

10.1.3.1 Data Transfer Schemes

10.1.3.1.1 Data Input Modes

The input mode for each of the three channel sets may be set independently. Three modes of supplying data to the ASRC input FIFOs are available:

- Polling
- Interrupt
- DMA

In all input-data transfer schemes, the ASRC fetches data from each enabled FIFO and processes the data sample-by-sample after each rising edge of the associated input sampling clock until the FIFO level reaches a kHz threshold. After the threshold is reached, the ASRC requests data. The FIFO size for each channel set is 64 samples and the threshold is set at 32 samples.

If the ASRC attempts to fetch data from an empty FIFO, an error is generated and the ASRSTR_AOLE bit is set. If the ASRC overload interrupt is enabled (ASRIERn_AOLIE bit is set), an interrupt is generated.

When writing data to an input FIFO, you must ensure that it is in a predefined sequence. For example, when writing to an input FIFO, the sequence should be: channel_0, channel_1, channel_2,..., channel_n, channel_0, channel_1, channel_2, etc. The number of channels per set must be an even number.

Mode 1 (Polling Mode):

Polling mode is the default mode following power-on or individual reset, and is selected by clearing the associated channel set A, B, or C data-input interrupt enable bit (ASRIER_ADIEx, where x=A, B or C). In this mode, data-input interrupts are disabled. When the FIFO level is below the threshold, the associated status bit (ASRSTR_AIDEx, where x=A, B, or C) is set. To clear the status bit, the FIFO must be written with enough data to raise the level above the threshold.

Mode 2 (Interrupt Mode):

The ASRC input FIFOs can also be serviced by interrupts. To enable interrupts, the corresponding data-input interrupt enable bits (ASRIER_ADIEx, where x=A, B, or C) should be set. An interrupt is automatically generated any time the input FIFO level is below the threshold. The interrupt is cleared when enough data is written to the FIFO to raise the level above the threshold.

Mode 3 (DMA Mode):

The ASRC input FIFOs can also be filled using DMA. In this mode, the data-input interrupt-enable bits (ASRIER_ADIEx, where x=A, B, or C) should be cleared and the DMA controller should be configured to use the ASRC as a request source.

10.1.3.1.2 Data Output Modes

The output mode for each of the 3 channel sets (A, B, and C) may be set independently. Three modes of retrieving data from the ASRC output FIFOs are available:

- Polling
- Interrupt
- DMA

In all output-data transfer schemes, the ASRC places a processed sample into the associated output FIFO. After a threshold is reached, the ASRC requests that data be transferred out of the FIFO. The FIFO size for each channel set is 64 samples and the threshold is set at 32 samples.

If the ASRC attempts to place data into a FIFO that is already full, an error is generated and the ASRSTR_AOLE bit is set. If the ASRC overload interrupt is enabled (ASRIERn_AOLIE bit is set), an interrupt is generated.

Each output FIFO is organized in the same channel order in which the associated input FIFO was written.

Mode 1 (Polling Mode):

The ASRC output FIFOs can be serviced by polling. In this mode, ensure the associated output-data interrupt enable bit (ASRIER_ADOEx, where x=A, B, or C) is cleared. In this mode, all output-data interrupts are disabled. Any time the output FIFO exceeds the threshold, the associated status bit (ASRSTR_AODFx, where x = A, B, or C) is set. To clear the status bit, enough data must be read from the associated output FIFO to lower the level below the threshold.

Mode 2 (Interrupt Mode):

The ASRC output FIFOs may also be serviced using interrupts. To enable this mode, the corresponding output-data interrupt-enable bits (ASRIER_ADOEx, where x = A, B, or C) should be set. Any time the output FIFO level exceeds the threshold, an interrupt is automatically generated. The interrupt is cleared when enough data is read from the FIFO to lower the level below the threshold.

Mode 3 (DMA Mode):

The ASRC output FIFOs can also be read using DMA. In this mode, the output-data interrupt-enable bits (ASRIER_ADOEx, where x =A, B, or C) should be cleared and the DMA controller should be configured to use the ASRC as a request source.

10.2 Memory Map and Register Definition

This section includes the memory map table and register definitions.

10.2.1 Memory Map

Table 10-2 shows the ASRC memory map.

Table 10-2. Block Memory Map

Offset or Address	Register	Access	Reset Value	Section/Page
General Registers				
0x0	ASRCTR—ASRC Control Register	R/W	0x00_0000	10.2.2.1/10-8
0x4	ASRIER—Interrupt Enable Register	R/W	0x00_0000	10.2.2.2/10-10
0x8	Reserved. Should be written as zero for compatibility.	—	—	—
0xC	ASRCNCR—Channel Number Configuration Register	R/W	0x00_0000	10.2.2.3/10-10
0x10	ASRCFG—Filter Configuration Status Register	R/W	0x00_0000	10.2.2.4/10-11
0x14	ASRCSR—ASRC Clock Source Register	R/W	0x00_0000	10.2.2.5/10-13
0x18	ASRCDR1—ASRC Clock Divider Register 1	R/W	0x00_0000	10.2.2.6/10-16
0x1C	ASRCDR2—ASRC Clock Divider Register 2	R/W	0x00_0000	10.2.2.6/10-16
0x20	ASRSTR—ASRC Status Register	R	0x00_0000	10.2.2.7/10-18
0x24–0x34	Reserved	—	—	—
0x38	Reserved	—	—	—
0x3C	Reserved	—	—	—
0x40	ASRPM1—Parameter Register 1	R/W	0x00_0000	10.2.2.8/10-21
0x44	ASRPM2—Parameter Register 2	R/W	0x00_0000	10.2.2.8/10-21
0x48	ASRPM3—Parameter Register 3	R/W	0x00_0000	10.2.2.8/10-21
0x4C	ASRPM4—Parameter Register 4	R/W	0x00_0000	10.2.2.8/10-21
0x50	ASRPM5—Parameter Register 5	R/W	0x00_0000	10.2.2.8/10-21
0x54	ASRTFR1—ASRC Task queue FIFO Register 1	R/W[1]	0x00_0000	10.2.2.9/10-21
0x58	Reserved	—	—	—
0x5C	ASRCCR—Channel Counter Register	R/W	0x00_0000	10.2.2.10/10-22
0x78	Reserved	—	—	—
0x7C	Reserved	—	—	—
0x80	ASRIDRHA—ASRC Ideal Ratio for Pair A (High Part)	RW	0x00_0000	10.2.2.11/10-22
0x84	ASRIDRLA—ASRC Ideal Ratio for Pair A (Low Part)	RW	0x00_0000	10.2.2.11/10-22
0x88	ASRIDRHB—ASRC Ideal Ratio for Pair B (High Part)	RW	0x00_0000	10.2.2.12/10-23

Table 10-2. Block Memory Map (Continued)

Offset or Address	Register	Access	Reset Value	Section/Page
0x8C	ASRIDRLB—ASRC Ideal Ratio for Pair B (Low Part)	RW	0x00_0000	10.2.2.12/10-23
0x90	ASRIDRHC—ASRC Ideal Ratio for Pair C (High Part)	RW	0x00_0000	10.2.2.13/10-24
0x94	ASRIDRLC—ASRC Ideal Ratio for Pair C (Low Part)	RW	0x00_0000	10.2.2.13/10-24
0x98	ASR76K—ASRC 76 kHz Period in terms of master clock	RW	0x00_0A47[2]	10.2.2.14/10-25
0x9C	ASR56K—ASRC 56 kHz Period in terms of master clock	RW	0x00_0DF3[3]	10.2.2.15/10-26

1 Note that R/W registers may contain some read-only or write-only bits.
2 Master clock of 200 MHz is assumed.
3 Master clock of 200 MHz is assumed.

10.2.2 Register Descriptions

The format for the register descriptions are shown in Figure 10-3 and Table 10-3.



Figure 10-3. Key to Register Fields

Table 10-3. Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero (previously designated slfclr).
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

10.2.2.1 ASRC Control Register (ASRCTR)

The control register (ASRCTR) is a 24-bit read/write register that controls the ASRC operations.

Offset 0x0 — Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R	Rsv	ATSC	ATSB	ATSA	Rsv	USRC	IDRC	USRB	IDRB	USRA	IDRA	Rsv
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	Rsv	Rsv	Rsv	Rsv	Rsv			0	ASREC	ASREB	ASREA	ASRCEN
W								SRST				
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 10-4. ASRC Control Register (ASRCTR)

The bit definitions are shown in Table 10-4.

Table 10-4. ASRC Control Register (ASRCTR) Bits

Field	Description
23	Reserved.
22 ATSC	**ASRC Pair C Automatic Selection For Processing Options** When this bit is 1, pair C automatically updates its pre-processing and post-processing options (ASRCFG:PREMODC, ASRCFG:POSTMODC see page 11) based on the frequencies detected. To use this option, the two parameter registers(ASR76K and ASR56K) should be set correctly (see page 25 and page 26). When this bit is 0, the user is responsible for choosing the proper processing options for pair C. This bit should be disabled when {USRC, IDRC}={1,1}.
21 ATSB	**ASRC Pair B Automatic Selection For Processing Options** When this bit is 1, pair B automatically updates its pre-processing and post-processing options (ASRCFG:PREMODB, ASRCFG:POSTMODB see page 11) based on the frequencies detected. To use this option, the two parameter registers(ASR76K and ASR56K) should be set correctly (see page 25 and page 26). When this bit is 0, the user is responsible for choosing the proper processing options for pair B. This bit should be disabled when {USRB, IDRB}={1,1}.
20 ATSA	**ASRC Pair A Automatic Selection For Processing Options** When this bit is 1, pair A automatically updates its pre-processing and post-processing options (ASRCFG:PREMODA, ASRCFG:POSTMODA see page 11) based on the frequencies detected. To use this option, the two parameter registers(ASR76K and ASR56K) should be set correctly (see page 25 and page 26). When this bit is 0, the user is responsible for choosing the proper processing options for pair A. This bit should be disabled when {USRA, IDRA}={1,1}.
19	Reserved. Should be written as zero for compatibility.
18 USRC	**Use Ratio for Pair C** Use ratio as the input to ASRC. This bit is used in conjunction with the IDRC control bit.

Table 10-4. ASRC Control Register (ASRCTR) Bits

Field	Description
17 IDRC	**Use Ideal Ratio for Pair C** When USRC=0, this bit has no usage. When USRC=1 and IDRC=0, the ASRC internal measured ratio is used. When USRC=1 and IDRC=1, the ideal ratio from the interface register ASRIDRHC, ASRIDRLC is used. In this mode, it is suggested to manually set ASRCFG:POSTMODC, ASRCFG:PREMODC according to Table 10-17 on page 10-29.
16 USRB	**Use Ratio for Pair B** Use ratio as the input to ASRC. This bit is used in conjunction with IDRB control bit.
15 IDRB	**Use Ideal Ratio for Pair B** When USRB=0, this bit has no usage. When USRB=1 and IDRB=0, the ASRC internal measured ratio is used. When USRB=1 and IDRB=1, the ideal ratio from the interface register ASRIDRHB, ASRIDRLB is used. In this mode, it is suggested to manually set ASRCFG:POSTMODB, ASRCFG:PREMODB according to Table 10-17 on page 10-29.
14 USRA	**Use Ratio for Pair A** Use ratio as the input to ASRC. This bit is used in conjunction with IDRA control bit.
13 IDRA	**Use Ideal Ratio for Pair A** When USRA=0, this bit has no usage. When USRA=1 and IDRA=0, the ASRC internal measured ratio is used. When USRA=1 and IDRA=1, the ideal ratio from the interface register ASRIDRHA, ASRIDRLA is used. In this mode, it is suggested to manually set ASRCFG:POSTMODA, ASRCFG:PREMODA according to Table 10-17 on page 10-29.
12-5	Reserved. Should be written as zero for compatibility.
4 SRST	**Software Reset** This bit is a self-clear bit. Once it has been written as 1, it will generate a software reset signal inside the ASRC module. After nine cycles of the master clock, this reset process ends, and this bit is cleared automatically.
3 ASREC	**ASRC Enable C** Enable operation of conversion set C of the ASRC module. When the ASREC bit is cleared, operation of conversion set C is disabled.
2 ASREB	**ASRC Enable B** Enable operation of conversion set B of the ASRC module. When the ASREB bit is cleared, operation of conversion set B is disabled.
1 ASREA	**ASRC Enable A** Enable operation of conversion set A of the ASRC module. When the ASREA bit is cleared, operation of conversion set A is disabled.
0 ASRCEN	**ASRC Enable** Enable operation of the ASRC module.

10.2.2.2 Interrupt Enable Register (ASRIER)

ASRIER is used to enable interrupts, and it is read/write register.

Offset 0x4 — Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R												
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R					AFPWE	AOLIE	ADOEC	ADOEB	ADOEA	ADIEC	ADIEB	ADIEA
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 10-5. Interrupt Enable Register (ASRIER)

Table 10-5. Interrupt Enable Register (ASRIER)

Field	Description
23-8	Reserved. Should be written as zero for compatibility.
7 AFPWE	**FP in Wait State Interrupt Enable** Enables the FP in wait state interrupt.
6 AOLIE	**Overload Interrupt Enable** Enables the overload interrupt.
5 ADOEC	**Data Output C Interrupt Enable** Enables the data output C interrupt.
4 ADOEB	**Data Output B Interrupt Enable** Enables the data output B interrupt.
3 ADOEA	**Data Output A Interrupt Enable** Enables the data output A interrupt.
2 ADIEC	**Data Input C Interrupt Enable** Enables the data input C interrupt.
1 ADIEB	**Data Input B Interrupt Enable** Enables the data input B interrupt.
0 ADIEA	**Data Input A Interrupt Enable** Enables the data input A Interrupt.

10.2.2.3 Channel Number Configuration Register (ASRCNCR)

The channel number configuration register (ASRCNCR) is a 24-bit read/write register that sets the number of channels used by each ASRC conversion pair.



Figure 10-6. Channel Number Configuration Register (ASRCNCR)

Table 10-6 shows the ASRCNCR field descriptions.

Table 10-6. Channel Number Configuration Register (ASRCNCR)

Field	Description
23-9	Reserved. Should be written as zero for compatibility.
8-6 ANCC	**Number of C Channels** 000- 0channels in C (Pair C is disabled) 001- 2channel in C 010- 4channels in C 011- 6channels in C 100- 8channels in C 101- 10channels in C
5-3 ANCB	**Number of B Channels** 000- 0channels in B (Pair B is disabled) 001- 2channel in B 010- 4channels in B 011- 6channels in B 100- 8channels in B 101- 10channels in B
2-0 ANCA	**Number of A Channels** 000- 0channels in A (Pair A is disabled) 001- 2channel in A 010- 4channels in A 011- 6channels in A 100- 8channels in A 101- 10channels in A
Note: ANCC+ANCB+ANCA<=10.	

10.2.2.4 Filter Configuration Status Register (ASRCFG)

The configuration status register (ASRCFG) is a 24-bit read/write register that sets and/or automatically senses the ASRC operations.

Offset 0x10 — Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R	INIRQC	INIRQB	INIRQA	NDPRC	NDPRB	NDPRA	POSTMODC		PREMODC		POSTMODB	
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	PREMODB		POSTMODA		PREMODA							
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 10-7. Filter Configuration Status Register (ASRCFG)

The bits definitions are shown in Table 10-7.

Table 10-7. Filter Configuration Status Register (ASRCFG)

Field	Description
23 INIRQC	**Initialization for Conversion Pair C is served** When this bit is 1, it means the initialization for conversion pair C is served. This bit is cleared by disabling the ASRC conversion pair (ASRCTR:ASREC=0 or ASRCTR:ASRCEN=0).
22 INIRQB	**Initialization for Conversion Pair B is served** When this bit is 1, it means the initialization for conversion pair B is served. This bit is cleared by disabling the ASRC conversion pair (ASRCTR:ASREB=0 or ASRCTR:ASRCEN=0).
21 INIRQA	**Initialization for Conversion Pair A is served** When this bit is 1, it means the initialization for conversion pair A is served. This bit is cleared by disabling the ASRC conversion pair (ASRCTR:ASREA=0 or ASRCTR:ASRCEN=0).
20 NDPRC	**Default Parameters for RAM-stored Parameters For Conversion Pair C** 0 - Use default parameters for RAM-stored parameters. Override any parameters already in RAM. 1 - Do not use default parameters for RAM-stored parameters. Use the parameters already stored in RAM.
19 NDPRB	**Default Parameters for RAM-stored Parameters For Conversion Pair B** 0 - Use default parameters for RAM-stored parameters. Override any parameters already in RAM. 1 - Do not use default parameters for RAM-stored parameters. Use the parameters already stored in RAM.
18 NDPRA	**Default Parameters for RAM-stored Parameters For Conversion Pair A** 0 - Use default parameters for RAM-stored parameters. Override any parameters already in RAM. 1 - Do not use default parameters for RAM-stored parameters. Use the parameters already stored in RAM.
17-16 POSTMODC [1-0]	**Post-Processing Configuration for Conversion Pair C** 00 - Select Upsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 01 - Select Direct-Connection as defined in Section 10.5.1.1, “Signal Processing Flow”. 10 - Select Downsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. These bits will be read/write by user if ASRCTR:ATSC=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSC=1 (see page 8). These bits set the selection of the post-processing configuration.

Table 10-7. Filter Configuration Status Register (ASRCFG)

Field	Description
15-14 PREMODC [1-0]	**Pre-Processing Configuration for Conversion Pair C** 00 - Select Upsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 01 - Select Direct-Connection as defined in Section 10.5.1.1, “Signal Processing Flow”. 10 - Select Downsampling-by-2 as defined in Section 10.5.1.1 11 - Select passthrough mode. In this case, POSTMODC[1-0] have no use. These bits are read/write by user if ASRCTR:ATSC=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSC=1 (see page 8). These bits set the selection of the pre-processing configuration.
13-12 POSTMODB [1-0]	**Post-Processing Configuration for Conversion Pair B** 00 - Select Upsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 01 - Select Direct-Connection as defined in Section 10.5.1.1, “Signal Processing Flow”. 10 - Select Downsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. These bits will be read/write by user if ASRCTR:ATSB=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSB=1 (see page 8). These bits set the selection of the post-processing configuration.
11-10 PREMODB [1-0]	**Pre-Processing Configuration for Conversion Pair B** 00 - Select Upsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 01 - Select Direct-Connection as defined in Section 10.5.1.1, “Signal Processing Flow”. 10 - Select Downsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 11 - Select passthrough mode. In this case, POSTMODB[1-0] have no use. These bits are read/write by user if ASRCTR:ATSB=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSB=1 (see page 8). These bits set the selection of the pre-processing configuration.
9-8 POSTMODA [1-0]	**Post-Processing Configuration for Conversion Pair A** 00 - Select Upsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 01 - Select Direct-Connection as defined in Section 10.5.1.1, “Signal Processing Flow”. 10 - Select Downsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. These bits are read/write by user if ASRCTR:ATSA=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSA=1 (see page 8). These bits set the selection of the post-processing configuration.
7-6 PREMODA [1-0]	**Pre-Processing Configuration for Conversion Pair A** 00 - Select Upsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 01 - Select Direct-Connection as defined in Section 10.5.1.1, “Signal Processing Flow”. 10 - Select Downsampling-by-2 as defined in Section 10.5.1.1, “Signal Processing Flow”. 11 - Select passthrough mode. In this case, POSTMODA[1-0] have no use. These bits are read/write by user if ASRCTR:ATSA=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSA=1 (see page 8). These bits set the selection of the pre-processing configuration.
5-0	**Reserved. Should be written as zero for compatibility.**

10.2.2.5 ASRC Clock Source Register (ASRCSR)

The clock source register (ASRCSR) is a 24-bit read/write register that controls the sources of the input and output clocks of the ASRC.



Offset	0x14												Access: User read/write
	23	22	21	20	19	18	17	16	15	14	13	12	
R	AOCSC				AOCSB				AOCSA				
W													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	
	11	10	9	8	7	6	5	4	3	2	1	0	
R	AICSC				AICSB				AICSA				
W													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	

Figure 10-8. Clock Source Register (ASRCSR)

The bit definitions are shown in Table 10-8.

Table 10-8. Clock Source Register (ASRCSR)

Field	Description
23-20 AOCSC	**Output Clock Source C** AOCSC = 0000 – ESAI Tx clock AOCSC = 0001 – SSI1 Tx clock AOCSC = 0010 – SSI2 Tx clock AOCSC = 0011 – Reserved AOCSC = 0100 – SPDIF Tx clock AOCSC = 0101 – MLB clock AOCSC = 0110 – Reserved AOCSC = 0111 – Reserved AOCSC = 1000 – ESAI Rx clock AOCSC = 1001 – SSI1 Rx clock AOCSC = 1010 – SSI2 Rx clock AOCSC = 1011 – Reserved AOCSC = 1100 – SPDIF Rx clock AOCSC = any other value – ASRCK1 (this signal is 768 kHz.)
19-16 AOCSB	**Output Clock Source B** AOCSB = 0000 – ESAI Tx clock AOCSB = 0001 – SSI1 Tx clock AOCSB = 0010 – SSI2 Tx clock AOCSB = 0011 – Reserved AOCSB = 0100 – SPDIF Tx clock AOCSB = 0101 – MLB clock AOCSB = 0110 – Reserved AOCSB = 0111 – Reserved AOCSB = 1000 – ESAI Rx clock AOCSB = 1001 – SSI1 Rx clock AOCSB = 1010 – SSI2 Rx clock AOCSB = 1011 – Reserved AOCSB = 1100 – SPDIF Rx clock AOCSB = any other value – ASRCK1 (this signal is 768 kHz.)

Table 10-8. Clock Source Register (ASRCSR) (Continued)

Field	Description
15-12 AOCSA	**Output Clock Source A** AOCSA = 0000 – ESAI Tx clock AOCSA = 0001 – SSI1 Tx clock AOCSA = 0010 – SSI2 Tx clock AOCSA = 0011 – Reserved AOCSA = 0100 – SPDIF Tx clock AOCSA = 0101 – MLB clock AOCSA = 0110 – Reserved AOCSA = 0111 – Reserved AOCSA = 1000 – ESAI Rx clock AOCSA = 1001 – SSI1 Rx clock AOCSA = 1010 – SSI2 Rx clock AOCSA = 1011 – Reserved AOCSA = 1100 – SPDIF Rx clock AOCSA = any other value – ASRCK1 (this signal is 768 kHz.)
11-8 AICSC	**Input Clock Source C** AICSC = 0000 – ESAI Rx clock AICSC = 0001 – SSI1 Rx clock AICSC = 0010 – SSI2 Rx clock AICSC = 0011 – Reserved AICSC = 0100 – SPDIF Rx clock AICSC = 0101 – MLB clock AICSC = 0110 – Reserved AICSC = 1000 – ESAI Tx clock AICSC = 1001 – SSI1 Tx clock AICSC = 1010 – SSI2 Tx clock AICSC = 1011 – Reserved AICSC = 1100 – SPDIF Tx clock AOCSC = any other value – ASRCK1 (this signal is 768 kHz.)

Table 10-8. Clock Source Register (ASRCSR) (Continued)

Field	Description
7-4 AICSB	**Input Clock Source B** AICSB = 0000 – ESAI Rx clock AICSB = 0001 – SSI1 Rx clock AICSB = 0010 – SSI2 Rx clock AICSB = 0011 – Reserved AICSB = 0100 – SPDIF Rx clock AICSB = 0101 – MLB clock AICSB = 0110 – Reserved AICSB = 1000 – ESAI Tx clock AICSB = 1001 – SSI1 Tx clock AICSB = 1010 – SSI2 Tx clock AICSB = 1011 – Reserved AICSB = 1100 – SPDIF Tx clock AOCSB = any other value – ASRCK1 (this signal is 768 kHz.)
3-0 AICSA	**Input Clock Source A** AICSA = 0000 – ESAI Rx clock AICSA = 0001 – SSI1 Rx clock AICSA = 0010 – SSI2 Rx clock AICSA = 0011 – Reserved AICSA = 0100 – SPDIF Rx clock AICSA = 0101 – MLB clock AICSA = 0110 – Reserved AICSA = 1000 – ESAI Tx clock AICSA = 1001 – SSI1 Tx clock AICSA = 1010 – SSI2 Tx clock AICSA = 1011 – Reserved AICSA = 1100 – SPDIF Tx clock AOCSA = any other value – ASRCK1 (this signal is 768 kHz.)

10.2.2.6 ASRC Clock Divider Registers (ASRCDR1, ASRCDR2)

The clock divider registers (ASRCDR1, ASRCDR2) are two 24-bit read/write registers that control the division factors of the ASRC input and output clock sources.

Offset 0x18 — Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R	AOCDB				AOCPB				AOCDA			
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	AICDB				AICPB				AICDA			
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 10-9. Clock Divider Register -1(ASRCDR1)

Offset 0x1C — Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R												
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	AOCDC			AOCPC			AICDC			AICPC		
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 10-10. Clock Divider Register -2 (ASRCDR2)

Table 10-9. Clock Divider Register -1 (ASRCDR1)

Field	Description
23-21 AOCDB	**Output Clock Divider B** Specify the divide ratio of the output clock divider B. The divide ratio may range from 1 to 8 (AOCDB[2:0] = 000 to 111).
20-18 AOCPB	**Output Clock Prescaler B** Specify the prescaling factor of the output prescaler B. The prescaling ratio may be any power of 2 from 1 to 128.
17-15 AOCDA	**Output Clock Divider A** Specify the divide ratio of the output clock divider A. The divide ratio may range from 1 to 8 (AOCDA[2:0] = 000 to 111).
14-12 AOCPA	**Output Clock Prescaler A** Specify the prescaling factor of the output prescaler A. The prescaling ratio may be any power of 2 from 1 to 128.
11-9 AICDB	**Input Clock Divider B** Specify the divide ratio of the input clock divider B. The divide ratio may range from 1 to 8 (AICDB[2:0] = 000 to 111).
8-6 AICPB	**Input Clock Prescaler B** Specify the prescaling factor of the input prescaler B. The prescaling ratio may be any power of 2 from 1 to 128.
5-3 AICDA	**Input Clock Divider A** Specify the divide ratio of the input clock divider A. The divide ratio may range from 1 to 8 (AICDA[2:0] = 000 to 111).
2-0 AICPA	**Input Clock Prescaler A** Specify the prescaling factor of the input prescaler A. The prescaling ratio may be any power of 2 from 1 to 128.

Table 10-10. Clock Divider Register -2 (ASRCDR2)

Field	Description
23-12	Reserved. Should be written as zero for compatibility.
11-9 AOCDC	**Output Clock Divider C** Specify the divide ratio of the output clock divider C. The divide ratio may range from 1 to 8 (AOCDC[2:0] = 000 to 111).
8-6 AOCPC	**Output Clock Prescaler C** Specify the prescaling factor of the output prescaler C. The prescaling ratio may be any power of 2 from 1 to 128.

Table 10-10. Clock Divider Register -2 (ASRCDR2)

Field	Description
5-3 AICDC	**Input Clock Divider C** Specify the divide ratio of the input clock divider C. The divide ratio may range from 1 to 8 (AICDC[2:0] = 000 to 111).
2-0 AICPC	**Input Clock Prescaler C** Specify the prescaling factor of the input prescaler C. The prescaling ratio may be any power of 2 from 1 to 128.

10.2.2.7 ASRC Status Register (ASRSTR)

The ASRC status register (ASRSTR) is a 24-bit read-write register to report the status of the ASRC module and clear the overload interrupt request and AOLE flag bit.

Offset 0x20 — Access: User read-only

	23	22	21	20	19	18	17	16	15	14	13	12
R			DSLCNT	ATQOL	AOOLC	AOOLB	AOOLA	AIOLC	AIOLB	AIOLA	AODOC	AODOB
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	AODOA	AIDUC	AIDUB	AIDUA	FPWT	AOLE	AODFC	AODFB	AODFA	AIDEC	AIDEB	AIDEA
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 10-11. ASRC Status Register (ASRSTR)

Reading the status register returns the current state of ASRC.

Table 10-11 gives the field descriptions for the ASRSTR.

Table 10-11. Status Register (ASRSTR)

Field	Description
23-22	Reserved. Should be written as zero for compatibility.
21 DSLCNT	**DSL Counter Input to FIFO ready** When set, this bit indicates that new DSL counter information is stored in the internal ASRC FIFO. When clear, this bit indicates that new DSL counter information is in the process of storing in the internal ASRC FIFO. When ASRIER:AFPWE=1, the rising edge of this signal triggers an interrupt request. Writing any value with this bit set clears the interrupt request triggered by the rising edge of this bit.
20 ATQOL	**Task Queue FIFO overload** When set, this bit indicates that the task queue FIFO logic is overloaded. This bit may be used in conjunction with the overload interrupt to determine the cause of the error condition. The bit is cleared when writing ASRCTR:AOLIE as 1.
19 AOOLC	**Pair C Output Task Overload** When set, this bit indicates that the pair C output task is overloaded. This bit may be used in conjunction with the overload interrupt to determine the cause of the error condition. The bit is cleared when writing ASRCTR:AOLIE as 1.

Table 10-11. Status Register (ASRSTR)

Field	Description
18 AOOLB	**Pair B Output Task Overload** When set, this bit indicates that the pair B output task is overloaded. This bit may be used in conjunction with the overload interrupt to determine the cause of the error condition. The bit is cleared when writing ASRCTR:AOLIE as 1.
17 AOOLA	**Pair A Output Task Overload** When set, this bit indicates that the pair A output task is overloaded. This bit may be used in conjunction with the overload interrupt to determine the cause of the error condition. The bit is cleared when writing ASRCTR:AOLIE as 1.
16 AIOLC	**Pair C Input Task Overload** When set, this bit indicates that the pair C input task is overloaded. This bit may be used in conjunction with the overload interrupt to determine the cause of the error condition. The bit is cleared when writing ASRCTR:AOLIE as 1.
15 AIOLB	**Pair B Input Task Overload** When set, this bit indicates that the pair B input task is overloaded. This bit may be used in conjunction with the overload interrupt to determine the cause of the error condition. The bit is cleared when writing ASRCTR:AOLIE as 1.
14 AIOLA	**Pair A Input Task Overload** When set, this bit indicates that the pair A input task is overloaded. This bit may be used in conjunction with the overload interrupt to determine the cause of the error condition. The bit is cleared when writing ASRCTR:AOLIE as 1.
13 AODOC	**Output Data Buffer C has overflowed** When set, this bit indicates that the output data buffer C has overflowed. When clear, this bit indicates that output data buffer C has not overflowed.
12 AODOB	**Output Data Buffer B has overflowed** When set, this bit indicates that the output data buffer B has overflowed. When clear, this bit indicates that output data buffer B has not overflowed.
11 AODOA	**Output Data Buffer A has overflowed** When set, this bit indicates that output data buffer A has overflowed. When clear, this bit indicates that output data buffer A has not overflowed.
10 AIDUC	**Input Data Buffer C has underrun** When set, this bit indicates that input data buffer C has underrun. When clear, this bit indicates that input data buffer C has not underrun.
9 AIDUB	**Input Data Buffer B has underrun** When set, this bit indicates that input data buffer B has underrun. When clear, this bit indicates that input data buffer B has not underrun.
8 AIDUA	**Input Data Buffer A has underrun** When set, this bit indicates that input data buffer A has underrun. When clear, this bit indicates that input data buffer A has not underrun.
7 FPWT	**FP is in wait states** This bit is for debug only. When set, this bit indicates that filter processor is in wait states. When clear, this bit indicates that filter processor is not in wait states. If ASRCTR:AFPWE=1 and ASRCTR:ASDBG=1, an interrupt is triggered when this bit is set.

Table 10-11. Status Register (ASRSTR)

Field	Description
6 AOLE	**Overload Error Flag** When set, this bit indicates that the task rate is too high for the ASRC to handle. The reasons for overload may be: – too high input clock frequency, – too high output clock frequency, – incorrect selection of the pre-filter, – low DSP/ASRC system clock, – too many channels, – underrun, – or any combination of the reasons above. Since the ASRC uses the same hardware resources to perform various tasks, the real reason for the overload is not straightforward, and it should be carefully analyzed by the user. If ASRCTR:AOLIE=1, an interrupt is triggered when this bit is set. Writing any value with this bit set as one into the status register clears this bit and the interrupt request proposed by this bit.
5 AODFC	**Number of data in Output Data Buffer C is greater than the threshold** When set, this bit indicates that the amount of data already existing in ASRDORC is greater than the threshold and that data can be read and the core/DSP can read data from ASRDORC. When AODFC is set, the ASRC generates the data output C interrupt request, if enabled (that is, ASRCTR:ADOEC = 1). A DMA request is always generated when the AODFC bit is set, but a DMA transfer takes place only if a DMA channel is active and configured to trigger on this event.
4 AODFB	**Number of data in Output Data Buffer B is greater than the threshold** When set, this bit indicates that the amount of data already existing in ASRDORB is greater than the threshold and that data can be read from ASRDORB. When AODFB is set, the ASRC generates the data output B interrupt request, if enabled (that is, ASRCTR:ADOEB = 1). A DMA request is always generated when the AODFB bit is set, but a DMA transfer takes place only if a DMA channel is active and configured to trigger on this event.
3 AODFA	**Number of data in Output Data Buffer A is greater than the threshold** When set, this bit indicates that the amount of data already existing in ASRDORA is greater than the threshold and that data can be read from ASRDORA. When AODFA is set, the ASRC generates the data output A interrupt request, if enabled (that is, ASRCTR:ADOEA = 1). A DMA request is always generated when the AODFA bit is set, but a DMA transfer takes place only if a DMA channel is active and configured to trigger on this event.
2 AIDEC	**Number of data in input data buffer C is less than the threshold** When set, this bit indicates that the amount of data still available in ASRDIRC is less than the threshold and that data can be written to ASRDIRC. When AIDEC is set, the ASRC generates the data input C interrupt request, if enabled (that is, ASRCTR:ADIEC = 1). A DMA request is always generated when the AIDEC bit is set, but a DMA transfer takes place only if a DMA channel is active and configured to trigger on this event.
1 AIDEB	**Number of data in input data buffer B is less than the threshold** When set, this bit indicates that the amount of data still available in ASRDIRB is less than the threshold and that data can be written to ASRDIRB. When AIDEB is set, the ASRC generates the data input B interrupt request, if enabled (that is, ASRCTR:ADIEB = 1). A DMA request is always generated when the AIDEB bit is set, but a DMA transfer takes place only if a DMA channel is active and configured to trigger on this event.
0 AIDEA	**Number of data in input data buffer A is less than the threshold** When set, this bit indicates that the amount of data still available in ASRDIRA is less than the threshold and that data can be written to ASRDIRA. When AIDEA is set, the ASRC generates the data input A interrupt request, if enabled (that is, ASRCTR:ADIEA = 1). A DMA request is always generated when the AIDEA bit is set, but a DMA transfer takes place only if a DMA channel is active and triggered by this event.

10.2.2.8 Parameter Registers (ASRPM1~ASRPM5)

Parameter registers determine performance. They are read/write and should be set before the ASRC is enabled. Recommended values are shown in Table 10-12.

Table 10-12. Parameter Registers (ASRPM1~ASRPM5)

Register	Offset	Access	Reset Value	Recommended Value
ASRCPM1	0x40	R/W	0x00_0000	0x7FFFFF
ASRCPM2	0x44	R/W	0x00_0000	0x255555
ASRCPM3	0x48	R/W	0x00_0000	0xFF7280
ASRCPM4	0x4C	R/W	0x00_0000	0xFF7280
ASRCPM5	0x50	R/W	0x00_0000	0xFF7280

10.2.2.9 ASRC Task Queue FIFO Register(ASRTFR1)

These registers define and show the parameters for the ASRC inner task queue FIFOs.



Figure 10-12. ASRC Task Queue FIFO Register 1(ASRTFR1)

Table 10-13. ASRC Task Queue FIFO Register 1 (ASRTFR1)

Field	Description
23-20	Reserved. Should be written as zero for compatibility.
19-13 TF_FILL	Display the task queue FIFO fill.
12-6 TF_BASE	Set and display the base address for task queue FIFO. Recommended value is: 0x7C.
5-0	Reserved. Should be written as zero for compatibility.

10.2.2.10 Channel Counter Register (ASRCCR)

The channel counter register (ASRCCR) is a 24-bit read/write register that sets and reflects the current specific input/output FIFO accessed through the IP bus interface for each ASRC conversion pair.

Offset 0x5C — Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R W	ACOC				ACOB				ACOA			
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R W	ACIC				ACIB				ACIA			
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 10-14. Channel Counter Register (ASRCCR)

The bits definitions are shown in Table 10-14.

Table 10-14. Channel Counter Register (ASRCCR)

Field	Description
23-20 ACOC	**The channel counter for Pair C's output FIFO** These bits stand for the current channel being accessed through the IP bus interface for Pair C's output FIFO's usage. The value can be any value between [0, ANCC-1]
19-16 ACOB	**The channel counter for Pair B's output FIFO** These bits stand for the current channel being accessed through the IP bus interface for Pair B's output FIFO's usage. The value can be any value between [0, ANCB-1]
15-12 ACOA	**The channel counter for Pair A's output FIFO** These bits stand for the current channel being accessed through the IP bus interface for Pair A's output FIFO's usage. The value can be any value between [0, ANCA-1]
11-8 ACIC	**The channel counter for Pair C's input FIFO** These bits stand for the current channel being accessed through the IP bus interface for Pair C's input FIFO's usage. The value can be any value between [0, ANCC-1]
7-4 ACIB	**The channel counter for Pair B's input FIFO** These bits stand for the current channel being accessed through the IP bus interface for Pair B's input FIFO's usage. The value can be any value between [0, ANCB-1]
3-0 ACIA	**The channel counter for Pair A's input FIFO** These bits stand for the current channel being accessed through the IP bus interface for Pair A's input FIFO's usage. The value can be any value between [0, ANCA-1]

10.2.2.11 Ideal Ratio Registers for Pair A, High/Low Part (ASRIDRHA, ASRIDRLA)

The ideal ratio registers (ASRIDRHA, ASRIDRLA) hold the ratio value IDRATIOA. IDRATIOA = $Fs_{inA}/Fs_{outA} = Ts_{outA}/Ts_{inA}$ is a 32-bit fixed point value with 26 fractional bits. This value is only useful when the USRA and IDRA bits in the ASRCTR register are both set to 1.



Figure 10-15. Ideal Ratio Register for Pair A, High Part (ASRIDRHA)



Figure 10-16. Ideal Ratio Register for Pair A, Low Part (ASRIDRLA)

10.2.2.12 Ideal Ratio Registers for Pair B, High/Low Part (ASRIDRHB, ASRIDRLB)

The ideal ratio registers (ASRIDRHB, ASRIDRLB) hold the ratio value IDRATIOB. IDRATIOB = $Fs_{inB}/Fs_{outB} = Ts_{outB}/Ts_{inB}$ is a 32-bit fixed point value with 26 fractional bits. This value is only useful when the USRB and IDRB bits in the ASRCTR register are both set to 1.



Figure 10-17. Ideal Ratio Register for Pair B, High Part (ASRIDRHB)



Figure 10-18. Ideal Ratio Register for Pair B, Low Part (ASRIDRLB)

10.2.2.13 Ideal Ratio Registers for Pair C, High/Low Part (ASRIDRHC, ASRIDRLC)

The ideal ratio registers (ASRIDRHC, ASRIDRLC) hold the ratio value IDRATIOC. IDRATIOC = $Fs_{inC}/Fs_{outC} = Ts_{outC}/Ts_{inC}$ is a 32-bit fixed point value with 26 fractional bits. This value is only useful when the USRC and IDRC bits in the ASRCTR register are both set to 1.".



Figure 10-19. Ideal Ratio Register for Pair C, High Part (ASRIDRHC)



Figure 10-20. Ideal Ratio Register for Pair C, Low Part (ASRIDRLC)

10.2.2.14 ASRC 76 KHz Period Register in Terms of Master Clock (ASR76K)

The register (ASR76K) holds the period of the 76 kHz sampling clock in terms of the master clock. ASR76K = Fs_{master}/Fs_{76k}. Reset value is 0x0A47 which assumes that Fs_{master}=200 MHz. This register is used to help the ASRC internal logic to decide the pre-processing and the post-processing options automatically (see page 8 and page 12).



Figure 10-21. ASRC 76 kHz period register(ASR76K)

10.2.2.15 ASRC 56 kHz Period Register in Terms of Master Clock (ASR56K)

The register (ASR56K) holds the period of the 56 kHz sampling clock in terms of the master clock. ASR56K = Fs_{master}/Fs_{56k}. Reset value is 0x0DF3 which assumes that Fs_{master}=200 MHz. This register is used to help the ASRC internal logic to decide the pre-processing and the post-processing options automatically (see page 8 and page 12).



Figure 10-22. ASRC 56 kHz Period Register (ASR56K)

10.3 Interrupts

The ASRC has several interrupts events. When the interrupt request is active, the interrupt vector has the following choices:

Table 10-15. Interrupt Vector

Offset	Description
0x0	ASRC Pair A input data needed
0x2	ASRC Pair B input data needed
0x4	ASRC Pair C input data needed

Table 10-15. Interrupt Vector

Offset	Description
0x6	ASRC Pair A output data ready
0x8	ASRC Pair B output data ready
0xA	ASRC Pair C output data ready
0xC	ASRC Overload
0xE	ASRC FP Wait State

10.4 DMA requests

The ASRC has six DMA requests. They are directly connected to the lowest six status bits in the ASRSTR register.

Table 10-16. DMA Requests

Type	Description
0	ASRC Pair A input data needed
1	ASRC Pair B input data needed
2	ASRC Pair C input data needed
3	ASRC Pair A output data ready
4	ASRC Pair B output data ready
5	ASRC Pair C output data ready

10.5 Functional Description

10.5.1 Algorithm Description

10.5.1.1 Signal Processing Flow



Figure 10-23. Signal Processing Configurations

Figure 10-23 shows the possible configurations of the ASRC. Each configuration consists of 2 to 4 stages:

- ×2 up-sampling rate expander (zero insertion only) (Input Branch 1), or direct connection (Input Branch 2), or low-pass pre decimation filter (consisting of a low-pass half-band FIR filter with x0.5 downsampling rate decimator) (Input Branch 3),
- low-pass pre-filter, the low-pass bandwidth is at most $0.25 \times Fs$, where Fs is the sampling rate of the input signal to this low-pass pre-filter,
- polyphase filter,
- ×2 post upsampling filter (consisting of a ×2 up-sampling rate expander (zero insertion only) with low-pass half-band FIR filter) (Output Branch 1), or direct connection (Output Branch 2), or low-pass post decimation filter (consisting of a low-pass half-band FIR filter with x0.5 downsampling rate decimator) (Output Branch 3).

By flowing through different processing branches, and different setup of the pre-filter, this ASRC scheme can be used to handle different requirement of rate conversion.

Configuration (a): Input Branch 1+Output Branch 1: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/2$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = Fs_{out}/2$.

Configuration (b): Input Branch 1+Output Branch 2: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/2$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = Fs_{out}$.

Configuration (c): Input Branch 1+Output Branch 3: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/2$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = 2Fs_{out}$.

Configuration (d): Input Branch 2+Output Branch 1: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/4$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = Fs_{out}/2$.

Configuration (e): Input Branch 2+Output Branch 2: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/4$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = Fs_{out}$.

Configuration (f): Input Branch 2+Output Branch 3: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/4$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = 2Fs_{out}$.

Configuration (g): Input Branch 3+Output Branch 1: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/8$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = Fs_{out}/2$.

Configuration (h): Input Branch 3+Output Branch 2: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/8$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = Fs_{out}$.

Configuration (i): Input Branch 3+Output Branch 3: The signal bandwidth observed before the polyphase filter is at most $BW_{in} = Fs_{in}/8$.The signal sampling rate of the polyphase filter output is $Fs_{ppout} = 2Fs_{out}$.

The suggested branches of the pre-processing and post-processing operations with respect to the standard sampling rates are shown below in Table 10-17

Table 10-17. : Pre-Processing, Post-Processing Options

{Pre_Proc, Post_Proc}	Fsout (kHz)								
	8	32	44.1	48	64	88.2	96	128	192
Comments: In the {Pre_Proc, Post_Proc} pair, the meaning of the values are: Pre_Proc: • 0 --- Pre-processing Branch 1 as shown in Figure 10-23 • 1 --- Pre-processing Branch 2 as shown in Figure 10-23 • 2 --- Pre-processing Branch 3 as shown in Figure 10-23, decimation-by-2 Post_Proc: • 0 --- Post-processing Branch 1 as shown in Figure 10-23 • 1 --- Post-processing Branch 2 as shown in Figure 10-23 • 2 --- Post-processing Branch 3 as shown in Figure 10-23									

Table 10-17. : Pre-Processing, Post-Processing Options

Fsin (kHz)	8	{0,1}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}
	12	{0,2}	{0,1}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}
	16	{1,2}	{0,1}	{0,1}	{0,1}	{0,0}	{0,0}	{0,0}	{0,0}	{0,0}
	24	{1,2}	{0,1}	{0,1}	{0,1}	{0,1}	{0,0}	{0,0}	{0,0}	{0,0}
	32	{1,2}	{0,1}	{0,1}	{0,1}	{0,1}	{0,1}	{0,0}	{0,0}	{0,0}
	44.1	{2,2}	{0,2}	{0,1}	{0,1}	{0,1}	{0,1}	{0,1}	{0,0}	{0,0}
	48	{2,2}	{0,2}	{0,2}	{0,1}	{0,1}	{0,1}	{0,1}	{0,1}	{0,0}
	64	{2,2}	{0,2}	{0,2}	{0,2}	{0,1}	{0,1}	{0,1}	{0,1}	{0,0}
	88.2	NA	{1,2}	{1,2}	{1,2}	{1,1}	{1,1}	{1,1}	{1,1}	{1,1}
	96	NA	{1,2}	{1,2}	{1,2}	{1,1}	{1,1}	{1,1}	{1,1}	{1,1}
	128	NA	{1,2}	{1,2}	{1,2}	{1,1}	{1,1}	{1,1}	{1,1}	{1,1}
	192	NA	{2,2}	{2,2}	{2,2}	{2,1}	{2,1}	{2,1}	{2,1}	{2,1}

Comments:
In the {Pre_Proc, Post_Proc} pair, the meaning of the values are:
Pre_Proc:

- 0 --- Pre-processing Branch 1 as shown in Figure 10-23
- 1 --- Pre-processing Branch 2 as shown in Figure 10-23
- 2 --- Pre-processing Branch 3 as shown in Figure 10-23, decimation-by-2

Post_Proc:

- 0 --- Post-processing Branch 1 as shown in Figure 10-23
- 1 --- Post-processing Branch 2 as shown in Figure 10-23
- 2 --- Post-processing Branch 3 as shown in Figure 10-23

10.5.1.2 Operation of the Filter

10.5.1.2.1 Support of Physical Clocks

This design supports only physical sampling clocks. The clocks can be the clocks from the SPDIF, ESAI, SSI, MLB or PLL.



Figure 10-24. Clock Source Selector and Divider

Software can set the Clock Source Register (ASRCSR) and the Clock Divider Register to select the desired clock source and divide it to the needed sample rate clock for use by the ASRC. The clocks have the

following restriction. If the prescaler is set to 1, the clock divider can only be set to 1 and the clock source must have a 50% duty cycle.

Chapter 11
Advanced Technology Attachment (ATA)

11.1 Overview

The ATA block is an AT attachment host interface, which is compatible with the ATA-6 standard. Its main use is to interface with IDE hard disc drives and ATAPI optical disc drives. It interfaces with the ATA device over a number of ATA signals.

See Figure 11-1 for the block diagram of the ATA interface.



Figure 11-1. ATA Interface Block Diagram

In Figure 11-1, the CPU and DMA buses communicate with the host processor and host DMA unit, respectively. The AHB bus enables direct transfers to and from external memory. All internal registers are visible from both the CPU and DMA buses, allowing smart DMA access to program the interface.

Two access modes are possible over the ATA bus: PIO mode and DMA mode. There are also two types of DMA mode: DMA slave mode (controlled by the host DMA) and DMA master mode (controlled by the internal DMA master). See Section 11.1.2, “Modes of Operation,” for more information about these access modes.

11.1.1 Features

The ATA interface includes the following features:

- Programmable timing on the ATA bus. Works with a wide range of bus frequencies.
- Compatible with ATA-6 specification
  - Supports PIO modes 0–4
  - Supports multiword DMA (MDMA) modes 0, 1, and 2
  - Supports ultra DMA (UDMA) modes 0–4 with a bus clock of at least 50 MHz
  - Supports ultra DMA (UDMA) mode 5 with a bus clock of at least 80 MHz
- 128-byte FIFO included within the interface
- FIFO receive, transmit, and end-of-transmission alarms to DMA unit
- Zero-wait cycles transfer between DMA bus and FIFO (enables fast FIFO reads/writes)
- Supports AMBA 2.0 specification
- Supports 32-bit system memory addressing
- Supports DMA reads/writes by IPS bus (DMA slave mode)
- Supports single DMA reads and writes by the AHB bus (DMA master mode)
- Supports scatter-gather (ADMA) DMA reads and writes by the AHB bus (DMA master mode)
- Supports 1-, 2-, 4-, 8-, 16-, and 32-words burst length set by software

11.1.2 Modes of Operation

The interface offers two alternative modes of operation, PIO mode and DMA mode (which includes DMA slave and DMA master modes).

11.1.2.1 PIO Mode

An access to the ATA bus in PIO mode occurs whenever an ATA PIO register is read or written to by the host CPU or the host (smart) DMA unit. During a PIO transfer, the incoming IP bus cycle is translated to an ATA PIO bus cycle by the ATA protocol engine. No buffering of data occurs, so the host CPU or host DMA cycle is stalled until the ATA bus read data is available on read, or is stalled until the IP bus data can be put on the ATA bus during a write.

PIO accesses can be made at any time, even during a running ATA DMA transfer. In this case, the DMA transfer is paused, the PIO cycle is completed, and the DMA transfer is resumed.

11.1.2.2 DMA Mode

In DMA mode, data is transferred between the ATA bus and the FIFO. Two different DMA protocols are supported on the ATA bus: ultra DMA (UDMA) mode and multiword DMA (MDMA) mode. These are described in more detail in the sections indicated below.

In DMA mode transfers, data is transferred between the ATA bus and the FIFO. Either the host smart DMA unit or the internal DMA master is responsible to write/read data to/from the FIFO to keep the transfer

going. The case where the smart DMA unit is responsible is designated as DMA slave mode; while the case where the internal DMA master is responsible is designated as DMA master mode.

In DMA slave mode, the fifo_rcv_alarm and fifo_tx_alarm signals are sent to the host DMA unit to avoid FIFO overflow and underflow, respectively. An additional alarm signal (fifo_txfer_end_alarm) signals the end of the transfer to the smart DMA, which then completes the transfer and informs the CPU. Further details on these alarm signals are given in Section 11.4.3.6, "FIFO Alarm Register (FIFO_ALARM)."

In DMA master mode, prior to transfer, the DMA master must be programmed with the burst length, DMA system start base address or ADMA descriptor table start address (if a descriptor table has been prepared), and DMA mode. DMA transfer to the AHB bus is initiated when the DMA master receives the sys_dma_req signal. Further details on DMA master mode operation are given in Section 11.5.6, "Using DMA Master Mode to Receive Data From the ATA Bus," and Section 11.5.7, "Using DMA Master Mode To Transmit Data to the ATA bus."

The typical packet size is 32 bytes (8 32-bit words), but other packet sizes can also be handled.

Further details on DMA mode may be found in the following sections:

- Section 11.5.4, "Receiving Data from ATA Bus in DMA Slave Mode"
- Section 11.5.5, "Transmitting Data to ATA Bus in DMA Slave Mode"
- Section 11.5.6, "Using DMA Master Mode to Receive Data From the ATA Bus"
- Section 11.5.7, "Using DMA Master Mode To Transmit Data to the ATA bus"

11.2 External Signal Description

Table 11-1 lists the signals between this module and peripherals within the chip.

Table 11-1. Signal Properties

Name	Function	Reset State	Type
ata_reset_b	ATA bus reset signal. Active low. If active, The ATA device is reset[1]	0	out
ata_dior	ATA bus read strobe	1	out
ata_diow	ATA bus write strobe	1	out
ata_cs1	ATA bus chip select 1	1	out
ata_cs0	ATA bus chip select 0	1	out
ata_da2	ATA bus address line 2	0	out
ata_da1	ATA bus address line 1	0	out
ata_da0	ATA bus address line 0	0	out
ata_dmarq	ATA bus DMA request	—	in
ata_dmack	ATA bus DMA acknowledge	1	out
ata_intrq	ATA bus interrupt request	—	in
ata_iordy	ATA bus iordy	—	out
ata_data[15:0]	ATA data bus (little-endian)	Hi-z	tristate in-out

[1]This signal is a standard ATA bus signal. It conforms with the ATA specification.

11.2.1 Signal Descriptions

For a detailed description of the ATA bus signals, see the ATA-6 specification.

11.2.1.1 ata_reset_b (out)

When negated, the ATA reset signal indicates the ATA bus is in reset state. The ATA bus is in reset whenever the appropriate bit in the control register is cleared. After system reset, the ATA bus is reset.

11.2.1.2 ata_dior (out)

During PIO and MDMA transfers, the DIOR ATA signal functions as a read strobe. During UDMA data in bursts, it functions as HDMARDY. During UDMA data out burst mode, it functions as host strobe.

11.2.1.3 ata_diow (out)

During PIO and MDMA transfers, the DIOW ATA signal functions as a write strobe. During UDMA burst mode, it is used by the host terminate running UDMA transfers.

11.2.1.4 ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0 (out)

The address group of the ATA bus consists of the chip selects ata_cs0 and ata_cs1, and the address lines ata_da2, ata_da1, and ata_da0. All five lines follow the same timing.

11.2.1.5 ata_dmarq (in)

The ATA bus device DMA request is pulled high by the device if it wants to transfer data using MDMA or UDMA mode.

11.2.1.6 ata_dmack (out)

The ATA bus host DMA acknowledge is pulled low by the host when it grants the DMA request.

11.2.1.7 ata_intrq (in)

The ATA bus interrupt request is pulled high by the device whenever it wants to interrupt the host CPU.

11.2.1.8 ata_iordy (in)

The ATA bus IORDY line has three functions:

- IORDY—Active low, wait during PIO cycles
- DDMARDY—Active low, device ready during UDMA out-transfers
- DSTROBE—Device strobe during UDMA in-transfers

11.2.1.9 ata_data[15:0] (in/out—tristate)

The ATA data bus signal carries data to/from the ATA device.

11.2.1.10 ata_buffer_en

When the buffer direction control signal is asserted, data is driven outward to the device; when negated, data is driven inward to the host.

11.2.2 ATA Bus Timing

This section describes the ATA bus timing and explains how to ensure that the ATA interface meets timing requirements. Timing diagrams and timing relation equations are provided.

11.2.2.1 Timing Parameters

Table 11-6 shows the ATA timing parameters and their determining factors. Determining factors include the system design, the bus buffer used, the cable delay and the cable skew.

Table 11-2. Timing Parameters

Name	Meaning	Controlled by
T	Bus clock period	clock generator
ti_ds	Set-up time ata_data to ata_iordy edge (UDMA-in only)	top level design
ti_dh	hold time ata_iordy edge to ata_data (UDMA-in only)	top level design
tco	propagation delay bus clock L-to-H to ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data, ata_buffer_en	top level design
tsu	set-up time ata_data to bus clock L-to-H	top level design
tsui	set-up time ata_iordy to bus clock H-to-L	top level design
thi	hold time ata_iordy to bus clock H to L	top level design
tskew1	Max difference in propagation delay bus clock L-to-H to any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	top level design
tskew2	Max difference in buffer propagation delay for any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	transceiver
tskew3	Max difference in buffer propagation delay for any of following signals ata_iordy, ata_data (read)	transceiver
tbuf	Max buffer propagation delay	transceiver
tcable1	cable propagation delay for ata_data	cable
tcable2	cable propagation delay for control signals ata_dior, ata_diow, ata_iordy, ata_dmack	cable
tskew4	Max difference in cable propagation delay between ata_iordy and ata_data (read)	cable
tskew5	Max difference in cable propagation delay between (ata_dior, ata_diow, ata_dmack) and ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_data (write)	cable
tskew6	Max difference in cable propagation delay without accounting for ground bounce	cable

11.2.2.2 PIO Mode Timing

11.2.2.2.1 PIO Read Mode Timing

A timing diagram for PIO read mode is given in Figure 11-3.



Figure 11-3. PIO Read Mode Timing

To meet timing requirements, a number of timing parameters must be controlled. Table 11-4 shows relations between different timing parameters, and identifies parameters in the ATA timing registers which may be programmed by the user to satisfy timing constraints (see Section 11.4.3.2, “Timing Registers”).

In Table 11-4 (and Table 11-6 below), the first column lists parameters from the ATA specification; the second column refers to timing parameters shown in Figure 11-3; the third column shows the relation between these timing parameters and programmable values; and the fourth column identifies the registers that may be programmed to meet the timing relations.

Table 11-4. Timing Parameter Relations for PIO Read

ATA Parameter	PIO Read Mode Timing Parameter[1]	Relation	Programmable Register
t1	t1	t1(min) = time_1 * T - (tskew1 + tskew2 + tskew5)	time_1
t2 (read)	t2r	t2(min) = time_2r * T - (tskew1 + tskew2 + tskew5)	time_2r
t9	t9	t9(min) = time_9 * T - (tskew1 + tskew2 + tskew6)	time_9
t5	t5	t5(min) = tco + tsu + tbuf + tbuf+ tcable1 + tcable2	time_2 (affects tsu and tco)
tA	tA	tA(min) = (1.5 + time_ax) * T - (tco + tsui + tcable2 + tcable2 + 2*tbuf)	time_ax
trd	trd1	trd1(max) = (-trd)+ (tskew3 + tskew4) trd1(min) = (time_pio_rdx - 0.5)*T - (tsu + thi) (time_pio_rdx - 0.5) * T > tsu + thi + tskew3 + tskew4	time_pio_rdx
t0	—	t0(min) = (time_1 + time_2r+ time_9) * T	time_1, time_2r, time_9

[1] See Figure 11-3.

11.2.2.2.2 PIO Write Mode Timing

A timing diagram for PIO write mode is given in Figure 11-5.



Figure 11-5. PIO Write Mode Timing

Table 11-6 shows relations between timing parameters, and identifies parameters in the ATA timing registers which may be programmed by the user to meet timing constraints (see Section 11.4.3.2, "Timing Registers").

Table 11-6. Timing Parameters Relations for PIO Write

ATA Parameter	PIO Write Mode Timing Parameter[1]	Relation	Programmable Value
t1	t1	t1(min) = time_1 * T - (tskew1 + tskew2 + tskew5)	time_1
t2 (write)	t2w	t2(min) = time_2w * T - (tskew1 + tskew2 + tskew5)	time_2w
t9	t9	t9(min) = time_9 * T - (tskew1 + tskew2 + tskew6)	time_9
t3	—	t3(min) = (time_2w - time_on)* T - (tskew1 + tskew2 +tskew5)	if not met, increase time_2w
t4	t4	t4(min) = time_4 * T - tskew1	time_4
tA	tA	tA = (1.5 + time_ax) * T - (tco + tsui + tcable2 + tcable2 + 2*tbuf)	time_ax
t0	—	t0(min) = (time_1 + time_2 + time_9) * T	time_1, time_2r, time_9
—	—	Avoid bus contention when switching buffer on by making ton long enough	—
—	—	Avoid bus contention when switching buffer off by making toff long enough	—

[1] See Figure 11-5.

11.2.2.3 Timing in Multiword DMA (MDMA) Mode

Figure 11-7 and Figure 11-8 show read and write timings respectively for MDMA mode.



Figure 11-7. MDMA Read Timing



Figure 11-8. MDMA Write Timing

To meet timing requirements for MDMA mode, a number of timing parameters must be controlled. Table 11-9 shows the relations between different timing parameters, and identifies parameters in the ATA timing registers which may be programmed by the user to satisfy timing constraints (see Section 11.4.3.2, "Timing Registers").

In Table 11-9, the first column lists parameters from the ATA specification; the second column refers to timing parameters shown in Figure 11-3; the third column shows the relation between these timing parameters and programmable values; and the fourth column identifies the registers which may be programmed to meet timing constraints.

Table 11-9. Timing Parameter Relations for MDMA Read and Write

ATA Parameter	MDMA Read TIming[1] and MDMA Write TIming[2]	Relation	Programmable Value
tm, ti	tm	tm(min) = ti(min) = time_m * T - (tskew1 + tskew2 + tskew5)	time_m
td	td, td1	td1(min) = td(min) = time_d * T - (tskew1 + tskew2 + tskew6)	time_d
tk	tk[3]	tk(min) = time_k * T - (tskew1 + tskew2 + tskew6)	time_k
t0	—	t0(min) = (time_d + time_k) * T	time_d, time_k
tg (read)	tgr	tgr(min-read) = tco + tsu + tbuf + tbuf + tcable1 + tcable2 tgr(min-drive) = td - te(drive)	time_d
tf (read)	tfr	tfr(min) = 5 ns	(met by design)
tg(write)	—	tg(min-write) = time_d * T -(tskew1 + tskew2 + tskew5)	time_d

Table 11-9. Timing Parameter Relations for MDMA Read and Write (Continued)

ATA Parameter	MDMA Read TIming[1] and MDMA Write TIming[2]	Relation	Programmable Value
tf(write)	—	tf(min-write) = time_k * T - (tskew1 + tskew2 + tskew6)	time_k
tL	—	tL(max) = (time_d + time_k-2)*T - (tsu + tco + 2*tbuf + 2*tcable2)	time_d, time_k[4]
tn, tj	tkjn	tn= tj= tkjn = time_jn * T - (tskew1 + tskew2 + tskew6)	time_jn
—	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	—

1 See Figure 11-7.

2 See Figure 11-8.

3 tk1 in the MDMA figures (Figure 11-7 and Figure 11-8) equals (tk -2*T)

4 tk1 in the MDMA figures equals (tk -2*T)

11.2.2.4 Timing for Ultra DMA (UDMA) Data In-Transfers

Figure 11-10 shows timing for the start of a UDMA data in-transfer.



Figure 11-10. Timing for Start of UDMA Data In-transfer

Figure 11-11 shows timing for host termination of a UDMA data in-transfer.



Figure 11-11. Timing for Host Termination of UDMA Transfer

Figure 11-12 shows timing for device termination of a UDMA data in-transfer.



Figure 11-12. Timing for Device Termination of a UDMA Transfer

Timing parameters for UDMA data in-bursts are listed in Table 11-13. The UDMA in-burst timing parameters listed in the second column refer to Figures 11-10 through 11-12.

Table 11-13. Timing Parameter Relations for UDMA Data In-Bursts

ATA Parameter	UDMA In-burst Timing Parameter	Relation	Programmable Value
tack	tack	tack(min) = (time_ack * T) - (tskew1 + tskew2)	time_ack
tenv	tenv	tenv(min) = (time_env * T) - (tskew1 + tskew2) tenv(max) = (time_env * T) + (tskew1 + tskew2)	time_env
trp	trp	trp(min) = time_rp * T - (tskew1 + tskew2 + tskew6)	time_rp
—	tx1[1]	(time_rp * T) - (tco + tsu + 3T + 2 *tbuf + 2*tcable2) > trfs (drive)	time_rp

Table 11-13. Timing Parameter Relations for UDMA Data In-Bursts (Continued)

ATA Parameter	UDMA In-burst Timing Parameter	Relation	Programmable Value
tmli	tmli1	tmli1(min) = (time_mlix + 0.4) * T	time_mlix
tzah	tzah	tzah(min) = (time_zah + 0.4) * T	time_zah
tdzfs	tdzfs	tdzfs = (time_dzfs * T) - (tskew1 + tskew2)	time_dzfs
tcvh	tcvh	tcvh = (time_cvh *T) - (tskew1 + tskew2)	time_cvh
—	ton toff[2]	ton = time_on * T - tskew1 toff = time_off * T - tskew1	—

1 There is a special timing requirement in the ATA host that requires the internal DIOW to go only high three clocks after the last active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.

2 Make ton and toff big enough to avoid bus contention.

11.2.2.5 Timing for UDMA Data Out-Transfers

Figure 11-14 shows the timing for the start of a UDMA data out-transfer.



Figure 11-14. Timing of Start of UDMA Data Out-Transfer

Figure 11-15 shows the timing for host termination of a UDMA data out-transfer.



Figure 11-15. Timing of Host Termination of UDMA Data Out-Transfer

Figure 11-16 shows timing for device termination of a UDMA data out-transfer.



Figure 11-16. Timing for Device Termination of UDMA Data Out-Transfer

Timing parameters and relations for UDMA data out-bursts are listed in Table 11-17. The UDMA out-burst timing parameters listed in the second column refer to Figures 11-14 through 11-16.

Table 11-17. Timing Parameters and Relations for UDMA Out-Burst

ATA Parameter	UDMA Out-burst Timing Parameter	Timing Relation	Programmable Value
tack	tack	tack(min) = (time_ack * T) - (tskew1 + tskew2)	time_ack
tenv	tenv	tenv(min) = (time_env * T) - (tskew1 + tskew2) tenv(max) = (time_env * T) + (tskew1 + tskew2)	time_env
tdvs	tdvs	tdvs = (time_dvs * T) - (tskew1 + tskew2)	time_dvs
tdvh	tdvh	tdvs = (time_dvh * T) - (tskew1 + tskew2)	time_dvh
tcyc	tcyc	tcyc = time_cyc * T - (tskew1 + tskew2)	time_cyc
t2cyc		t2cyc = time_cyc * 2 * T	time_cyc

Table 11-17. Timing Parameters and Relations for UDMA Out-Burst (Continued)

ATA Parameter	UDMA Out-burst Timing Parameter	Timing Relation	Programmable Value
trfs1	trfs	trfs = 1.6 * T + tsui + tco + tbuf + tbuf	—
—	tdzfs	tdzfs = time_dzfs * T - (tskew1)	time_dzfs
tss	tss	tss = time_ss * T - (tskew1 + tskew2)	time_ss
tmli	tdzfs_mli	tdzfs_mli =max(time_dzfs, time_mli) * T - (tskew1 + tskew2)	—
tli	tli1	tli1 > 0	—
tli	tli2	tli2 > 0	—
tli	tli3	tli3 > 0	—
tcvh	tcvh	tcvh = (time_cvh *T) - (tskew1 + tskew2)	time_cvh
—	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	—

11.3 Advanced DMA in DMA Master Mode

Two optional DMA algorithms are supported for the Host Controller in DMA master mode:

- Single DMA (SDMA): After an SDMA transfer command is completed, a DMA interrupt is generated and the new system address is programmed by the Host Driver. The 32-bit System Address Register is used as a data pointer and limited to 32-bit system memory addressing.
- Advanced DMA (ADMA): ADMA defines a programmable descriptor table in the system memory. The Host Driver can calculate the system address at the sector boundary and programs the descriptor table before executing ADMA. This reduces the frequency of interrupts to the host system, and higher speed DMA transfer is realized because a Host CPU intervention is not needed during a long DMA-based data transfer. Furthermore, ADMA can support 32-bit or 64-bit system memory addressing. In ADMA, the 64-bit ADMA System Address Register is used as a Descriptor pointer instead of the 32-bit System Address Register.



Figure 11-18. Host Controller Block Diagram



Figure 11-19. 32-Bit Descriptor Table Definition

NOTE

Data length is specified in the same way as the transfer Sector Size of the Sector Size Register. For example, 0x0001 indicates 1 byte, 0x0200 indicates 512 bytes, and so on. The data length should be a multiple of the sector size.



Figure 11-20. State Diagram for ADMA

11.4 Memory Map and Register Definitions

11.4.1 Memory Map

Table 11-1 shows the ATA memory map.

Table 11-1. ATA Memory Map

Address	Register	Description	Access	Reset Value	Section/Page
Offset: 00 (TIME_OFF)	TIME_OFF	transceiver timing parameter. Controls toff	R/W	0x01	11.4.3.2.1/11-23
Offset: 01 (TIME_ON)	TIME_ON	transceiver timing parameter. Controls ton	R/W	0x01	11.4.3.2.2/11-23
Offset: 02 (TIME_1)	TIME_1	PIO timing parameter. Controls t1	R/W	0x01	11.4.3.2.3/11-24
Offset: 03 (TIME_2W)	TIME_2W	PIO timing parameter. Controls t2 during write cycles	R/W	0x01	11.4.3.2.4/11-24
Offset: 04 (TIME_2R)	TIME_2R	PIO timing parameter. Controls t2 during read cycles	R/W	0x01	11.4.3.2.5/11-24
Offset: 05 (TIME_AX)	TIME_AX	PIO timing parameter. Controls tA	R/W	0x01	11.4.3.2.6/11-24
Offset: 06 (TIME_PIO_RDX)	TIME_PIO_RDX	PIO timing parameter. Controls trd	R/W	0x01	11.4.3.2.7/11-25
Offset: 07 (TIME_4)	TIME_4	PIO timing parameter. Controls t4	R/W	0x01	11.4.3.2.8/11-25
Offset: 08 (TIME_9)	TIME_9	PIO timing parameter. Controls t9	R/W	0x01	11.4.3.2.9/11-25
Offset: 09 (TIME_M)	TIME_M	MDMA timing parameter. Controls tm	R/W	0x01	11.4.3.2.10/11-25
Offset: 0A (TIME_JN)	TIME_JN	MDMA timing parameter. Controls tn and tj	R/W	0x01	11.4.3.2.11/11-26
Offset: 0B (TIME_D)	TIME_D	MDMA timing parameter. Controls td	R/W	0x01	11.4.3.2.12/11-26
Offset: 0C (TIME_K)	TIME_K	MDMA timing parameter. Controls tk	R/W	0x01	11.4.3.2.13/11-26
Offset: 0D (TIME_ACK)	TIME_ACK	UDMA timing parameter. Controls tack	R/W	0x01	11.4.3.2.14/11-26
Offset: 0E (TIME_ENV)	TIME_ENV	UDMA timing parameter. Controls tenv	R/W	0x01	11.4.3.2.15/11-27
Offset: 0F (TIME_RPX)	TIME_RPX	UDMA timing parameter. Controls trp	R/W	0x01	11.4.3.2.16/11-27
Offset: 10 (TIME_ZAH)	TIME_ZAH	UDMA timing parameter. Controls tzah	R/W	0x01	11.4.3.2.17/11-27
Offset: 11 (TIME_MLIX)	TIME_MLIX	UDMA timing parameter. Controls tmli	R/W	0x01	11.4.3.2.18/11-27
Offset: 12 (TIME_DVH)	TIME_DVH	UDMA timing parameter. Controls tdvh	R/W	0x01	11.4.3.2.19/11-28
Offset: 13 (TIME_DZFS)	TIME_DZFS	UDMA timing parameter. Controls tdzfs	R/W	0x01	11.4.3.2.20/11-28

Table 11-1. ATA Memory Map (Continued)

Address	Register	Description	Access	Reset Value	Section/Page
Offset: 14 (TIME_DVS)	TIME_DVS	UDMA timing parameter. Controls tdvs	R/W	0x01	11.4.3.2.21/11-28
Offset: 15 (TIME_CVH)	TIME_CVH	UDMA timing parameter. Controls tcvh	R/W	0x01	11.4.3.2.22/11-28
Offset: 16 (TIME_SS)	TIME_SS	UDMA timing parameter. Controls tss	R/W	0x01	11.4.3.2.23/11-29
Offset: 17 (TIME_CYC)	TIME_CYC	UDMA timing parameter. Controls tcyc and t2cyc	R/W	0x01	11.4.3.2.24/11-29
Offset: 1C (FIFO_DATA_16)	FIFO_DATA_16	16 bit wide data port to/from FIFO	R/W	0x00	11.4.3.3.1/11-29
Offset: 18 (FIFO_DATA_32)	FIFO_DATA_32	32 bit wide data port to/from FIFO	R/W	0x0000	11.4.3.3.1/11-29
Offset: 20 (FIFO_FILL)	FIFO_FILL	FIFO filling in halfwords	Read-only	0x00	11.4.3.3.2/11-30
Offset: 24 (ATA_CONTROL)	ATA_CONTROL	ATA interface control register	R/W	0x00	11.4.3.5.1/11-32
Offset: 28 (INTERRUPT_PENDING)	INTERRUPT_PENDING	Interrupt pending register	Read-only	0x1–[1]	11.4.3.5.1/11-32
Offset: 2C (INTERRUPT_ENABLE)	INTERRUPT_ENABLE	Interrupt enable register	R/W	0x0–[1]	11.4.3.5.2/11-33
Offset: 30 (INTERRUPT_CLEAR)	INTERRUPT_CLEAR	Interrupt clear register	Write-only	0x––[1]	11.4.3.5.3/11-34
Offset: 34 (FIFO_ALARM)	FIFO_ALARM	FIFO alarm threshold	R/W	0x00	11.4.3.13/11-39
Offset: 38 (ADMA_ERR_STATUS)	ADMA_ERR_STATUS	ADMA error status register	Read-only	0x00	11.4.3.7/11-35
Offset: 3C (SYS_DMA_BADDR)	SYS_DMA_BADDR	single DMA transfer start base address	R/W	0x00	11.4.3.8/11-36
Offset: 40 (ADMA_SYS_ADDR)	ADMA_SYS_ADDR	ADMA descriptor table start address	R/W	0x00	11.4.3.9/11-36
Offset: 48 (BLOCK_CNT)	BLOCK_CNT	sector number for DMA transfer	R/W	0x00	11.4.3.10/11-37
Offset: 4C (BURST_LENGTH)	BURST_LENGTH	burst length for a burst transfer on AHB	R/W	0x10	11.4.3.11/11-38
Offset: 50 (SECTOR_SIZE)	SECTOR_SIZE	sector size for device	R/W	0x200	11.4.3.12/11-38
Offset: A0[2] (DRIVE_DATA)	DRIVE_DATA	drive data register	16-bit RW	—	11.4.3.13/11-39
Offset: A4 (DRIVE_FEATURES)	DRIVE_FEATURES	drive features register	R/W	—	11.4.3.13/11-39
Offset: A8 (DRIVE_SECTOR_COUNT)	DRIVE_SECTOR_COUNT	drive sector count register	R/W	—	11.4.3.13/11-39
Offset: AC (DRIVE_SECTOR_NUM)	DRIVE_SECTOR_NUM	drive sector number register	R/W	—	11.4.3.13/11-39
Offset: B0 (DRIVE_CYL_LOW)	DRIVE_CYL_LOW	drive cylinder low register	R/W	—	11.4.3.13/11-39
Offset: B4 (DRIVE_CYL_HIGH)	DRIVE_CYL_HIGH	drive cylinder high register	R/W	—	11.4.3.13/11-39
Offset: B8 (DRIVE_DEV_HEAD)	DRIVE_DEV_HEAD	drive device head register	R/W	—	11.4.3.13/11-39

Table 11-1. ATA Memory Map (Continued)

Address	Register	Description	Access	Reset Value	Section/Page
Offset: BC[3] (DRIVE_COMMAND)	DRIVE_ COMMAND	drive command register	Write-only	—	11.4.3.13/11-39
Offset: BC (DRIVE_STATUS)	DRIVE_STATUS	drive status register	Read-only	—	11.4.3.13/11-39
Offset: D8[4] (DRIVE_ALT_STATUS)	DRIVE_ALT_ STATUS	Drive alternate status register	Read-only	—	11.4.3.13/11-39
Offset: D8 (DRIVE_CONTROL)	DRIVE_ CONTROL	Drive control register	Write-only	—	11.4.3.13/11-39

1 Dashes in “Reset Value” column indicate that some bits in the register have no reset value.

2 An access at offset A0 reads or writes the 16-bit drive data register.

3 The drive command and drive status registers are both at offset BC. A write at offset BC accesses the drive command register, while a read at the same offset accesses the drive status register.

4 The drive alternate status and drive control registers are both at offset D8. A write at offset D8 accesses the drive control register, while a read at the same offset accesses the drive alternate status register.

11.4.2 Register Summary

Figure 11-21 shows the key to the register fields and Table 11-2 shows the register figure conventions.



Figure 11-21. Key to Register Fields

Table 11-2. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit’s value (other than a hardware reset).
rwm	A read/write bit modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.

Table 11-2. Register Figure Conventions (Continued)

Convention	Description
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 11-3 summarizes the ATA registers. The registers at offsets A0 through D8 are addressable, but not present in the ATA interface module. These registers are not included in Table 11-3—they are described in Section 11.4.3.13, "Drive Registers Connected to ATA Bus."

Table 11-3. ATA Register Summary

Name		7	6	5	4	3	2	1	0
Offset: 00 (TIME_OFF)	R	TIME_OFF[7:0]							
	W								
Offset: 01 (TIME_ON)	R	TIME_ON[7:0]							
	W								
Offset: 02 (TIME_1)	R	TIME_1[7:0]							
	W								
Offset: 03 (TIME_2W)	R	TIME_2W[7:0]							
	W								
Offset: 04 (TIME_2R)	R	TIME_2R[7:0]							
	W								
Offset: 05 (TIME_AX)	R	TIME_AX[7:0]							
	W								
Offset: 06 (TIME_PIO_RDX)	R	TIME_RDX[7:0]							
	W								
Offset: 07 (TIME_4)	R	TIME_4[7:0]							
	W								
Offset: 08 (TIME_9)	R	TIME_9[7:0]							
	W								
Offset: 09 (TIME_M)	R	TIME_M[7:0]							
	W								
Offset: 0A (TIME_JN)	R	TIME_JN[7:0]							
	W								
Offset: 0B (TIME_D)	R	TIME_D[7:0]							
	W								

Table 11-3. ATA Register Summary (Continued)

Name		7	6	5	4	3	2	1	0
Offset: 0C (TIME_K)	R	TIME_K[7:0]							
	W								
Offset: 0D (TIME_ACK)	R	TIME_ACK[7:0]							
	W								
Offset: 0E (TIME_ENV)	R	TIME_ENV[7:0]							
	W								
Offset: 0F (TIME_RPX)	R	TIME_RPX[7:0]							
	W								
Offset: 10 (TIME_ZAH)	R	TIME_ZAH[7:0]							
	W								
Offset: 11 (TIME_MLIX)	R	TIME_MLIX[7:0]							
	W								
Offset: 12 (TIME_DVH)	R	TIME_DVH[7:0]							
	W								
Offset: 13 (TIME_DZFS)	R	TIME_DZFS[7:0]							
	W								
Offset: 14 (TIME_DVS)	R	TIME_DVS[7:0]							
	W								
Offset: 15 (TIME_CVH)	R	TIME_CVH[7:0]							
	W								
Offset: 16 (TIME_SS)	R	TIME_SS[7:0]							
	W								
Offset: 17 (TIME_CYC)	R	TIME_CYC[7:0]fifo_data[15:0]							
	W								

Name		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset: 1C (FIFO_DATA_16)	R	fifo_data[15:0]															
	W																

Table 11-3. ATA Register Summary (Continued)

Name		7	6	5	4	3	2	1	0

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset: 18 (FIFO_DATA_32)	R	fifo_data[31:16]															
	W																
	R	fifo_data[15:0]															
	W																

Name		7	6	5	4	3	2	1	0
Offset: 20 (FIFO_FILL)	R	FIFO_FILL[7:0]							
	W								

Name		15	14	13	12	11	10	9	8
Offset: 24 (ATA_CONTROL)	R				dma_srst	dma_select		dma_start_stop	dma_enable
	W								
		7	6	5	4	3	2	1	0
	R	fifo_rst_b	ata_rst_b	fifo_tx_en	fifo_rcv_en	dma_pending	dma_ultra_selected	dma_write	iordy_en
	W								

Name		7	6	5	4	3	2	1	0
Offset: 28 (INTERRUPT_PENDING)	R	ata_intrq1	fifo_underflow	fifo_overflow	controller_idle	ata_intrq2	dma_err	dma_trans_over	
	W								
Offset: 2C (INTERRUPT_ENABLE)	R	ata_intrq1	fifo_underflow	fifo_overflow	controller_idle	ata_intrq2	dma_err	dma_trans_over	
	W								
Offset: 30 (INTERRUPT_CLEAR)	R								
	W		fifo_underflow	fifo_overflow			dma_err	dma_trans_over	
Offset: 34 (FIFO_ALARM)	R	FIFO_ALARM[7:0]							
	W								

Table 11-3. ATA Register Summary (Continued)

Name		7	6	5	4	3	2	1	0
Offset: 38 (ADMA_ERR_STATUS)	R						adma_len_mismatch	adma_err_state	
	W								

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset: 3C (SYS_DMA_BADDR)	R	sys_dma_baddr[31:16]															
	W																
	R	sys_dma_baddr[15:0]															
	W																
Offset: 40 (ADMA_SYS_ADDR)	R	adma_sys_addr[31:16]															
	W																
	R	adma_sys_addr[15:0]															
	W																

Name		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset: 48 (BLOCK_CNT)	R	block_cnt															
	W																
Offset: 4C (BURST_LENGTH)	R											burst_length[5:0]					
	W																
Offset: 50 (SECTOR_SIZE)	R									sector_size							
	W																

11.4.3 Register Descriptions

This section contains the detailed register descriptions for the ATA registers.

11.4.3.1 Byte Order

The ATA interface works both in little-endian or big-endian mode. The addresses of all registers are the same in either mode. The 16-bit and 32-bit registers represent strings of 2 or 4 bytes. The byte order in the 16-bit or 32-bit register is dependent on the mode selection.

- Little-endian mode, 16- or 32-bit register:
  - bits [7:0]: byte 0
  - bits [15:8]: byte 1

  - bits [23:8]: byte 2
  - bits [31:24]: byte 3
- Big-endian mode, 32-bit register
  - bits [31:24]: byte 0
  - bits [23:16]: byte 1
  - bits [15:8]: byte 2
  - bits [7:0]: byte 3
- Big-endian, 16-bit register
  - bits [15:8]: byte 0
  - bits [7:0]: byte 1

11.4.3.2 Timing Registers

The registers at offsets 0x00 through 0x17 contain timing parameters. These timing parameters control the timing on the ATA bus.

Every timing parameter is 8 bits wide and can assume valid values between 0x01 and 0xFF. The reset value for all registers is 0x01.

11.4.3.2.1 TIME_OFF Register

Figure 11-22 shows the valid bits in the TIME_OFF register, and Table 11-1 describes the bit fields.



Figure 11-22. TIME_OFF Register

11.4.3.2.2 TIME_ON Register

Figure 11-23 shows the valid bits in the TIME_ON register, and Table 11-1 describes the bit fields.



Figure 11-23. TIME_ON Register

11.4.3.2.3 TIME_1 Register

Figure shows the valid bits in the TIME_1 register, and Table 11-1 describes the bit fields.

Offset: 02 (TIME_1) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_1[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-24. TIME_1 Register

11.4.3.2.4 TIME_2W Register

Figure 11-25 shows the valid bits in the TIME_2W register, and Table 11-1 describes the bit fields.

Offset: 03 (TIME_2W) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_2W[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-25. TIME_2W Register

11.4.3.2.5 TIME_2R Register

Figure 11-26 shows the valid bits in the TIME_2R register, and Table 11-1 describes the bit fields.

Offset: 04 (TIME_2R) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_2R[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-26. TIME_2R Register

11.4.3.2.6 TIME_AX Register

Figure 11-27 shows the valid bits in the TIME_AX register, and Table 11-1 describes the bit fields.

Offset: 05 (TIME_AX) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_AX[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-27. TIME_AX Register

11.4.3.2.7 TIME_PIO_RDX Register

Figure 11-28 shows the valid bits in the TIME_PIO_RDX register, and Table 11-1 describes the bit fields.

Offset: 06 (TIME_PIO_RDX) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_RDX[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-28. TIME_PIO_RDX Register

11.4.3.2.8 TIME_4 Register

Figure 11-29 shows the valid bits in the TIME_4 register, and Table 11-1 describes the bit fields.

Offset: 07 (TIME_4) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_4[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-29. TIME_4 Register

11.4.3.2.9 TIME_9 Register

Figure 11-30 shows the valid bits in the TIME_9 register, and Table 11-1 describes the bit fields.

Offset: 08 (TIME_9) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_9[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-30. TIME_9 Register

11.4.3.2.10 TIME_M Register

Figure 11-31 shows the valid bits in the TIME_M register, and Table 11-1 describes the bit fields.

Offset: 09 (TIME_M) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_M[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-31. TIME_M

11.4.3.2.11 TIME_JN Register

Figure 11-32 shows the valid bits in the TIME_JN register, and Table 11-1 describes the bit fields.

Offset: 0A (TIME_JN) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_JN[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-32. TIME_JN Register

11.4.3.2.12 TIME_D Register

Figure 11-33 shows the valid bits in the TIME_D register, and Table 11-1 describes the bit fields.

Offset: 0B (TIME_D) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_D[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-33. TIME_D Register

11.4.3.2.13 TIME_K Register

Figure 11-34 shows the valid bits in the TIME_K register, and Table 11-1 describes the bit fields.

Offset: 0C (TIME_K) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_K[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-34. TIME_K Register

11.4.3.2.14 TIME_ACK Register

Figure 11-35 shows the valid bits in the TIME_ACK register, and Table 11-1 describes the bit fields.

Offset: 0D (TIME_ACK) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_ACK[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-35. TIME_ACK Register

11.4.3.2.15 TIME_ENV Register

Figure 11-36 shows the valid bits in the TIME_ENV register, and Table 11-1 describes the bit fields.

Offset: 0E (TIME_ENV) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_ENV[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-36. TIME_ENV Register

11.4.3.2.16 TIME_RPX Register

Figure 11-37 shows the valid bits in the TIME_RPX register, and Table 11-1 describes the bit fields.

Offset: 0F (TIME_RPX) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_RPX[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-37. TIME_RPX Register

11.4.3.2.17 TIME_ZAH Register

Figure 11-38 shows the valid bits in the TIME_ZAH register, and Table 11-1 describes the bit fields.

Offset: 10 (TIME_ZAH) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_ZAH[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-38. TIME_ZAH Register

11.4.3.2.18 TIME_MLIX Register

Figure 11-39 shows the valid bits in the TIME_MLIX register, and Table 11-1 describes the bit fields.

Offset: 11 (TIME_MLIX) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_MLIX[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-39. TIME_MLIX

11.4.3.2.19 TIME_DVH Register

Figure 11-40 shows the valid bits in the TIME_DVH register, and Table 11-1 describes the bit fields.

Offset: 12 (TIME_DVH) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_DVH[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-40. TIME_DVH Register

11.4.3.2.20 TIME_DZFS Register

Figure 11-41 shows the valid bits in the TIME_DZFS register, and Table 11-1 describes the bit fields.

Offset: 13 (TIME_DZFS) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_DZFS[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-41. TIME_DZFS Register

11.4.3.2.21 TIME_DVS Register

Figure 11-42 shows the valid bits in the TIME_DVS register, and Table 11-1 describes the bit fields.

Offset: 14 (TIME_DVS) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_D[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-42. TIME_DVS

11.4.3.2.22 TIME_CVH Register

Figure 11-43 shows the valid bits in the TIME_CVH register, and Table 11-1 describes the bit fields.

Offset: 15 (TIME_CVH) Access: User read/write

	7	6	5	4	3	2	1	0
R	TIME_CVH[7:0]							
W								
RESET	0	0	0	0	0	0	0	1

Figure 11-43. TIME_CVH Register

11.4.3.2.23 TIME_SS Register

Figure 11-44 shows the valid bits in the TIME_SS register, and Table 11-1 describes the bit fields.



Figure 11-44. TIME_SS Register

11.4.3.2.24 TIME_CYC Register

Figure 11-45 shows the valid bits in the TIME_CYC register, and Table 11-1 describes the bit fields.



Figure 11-45. TIME_CYC

11.4.3.3 FIFO Data Registers

11.4.3.3.1 FIFO_Data Register in 16-bit and 32-bit Modes (FIFO_DATA_16, FIFO_DATA_32)

The FIFO_DATA register is used to read or write data to the internal FIFO. It can be accessed as a 16-bit register or as a 32-bit register. Word writes (respectively long writes) put two bytes (respectively four bytes) into the FIFO. Word reads (respectively long reads) read two bytes (respectively four bytes) from the FIFO.

Figure 11-46 shows the valid bits in the FIFO_Data Register in 16-bit mode.



Figure 11-46. FIFO_Data Register In 16-bit Mode

Figure 11-47 shows the valid bits in the FIFO_Data Register in 32-bit mode.

Offset: 18 (FIFO_DATA_32) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	FIFO_DATA[32:16]															
RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	FIFO_DATA[15:0]															
RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 11-47. FIFO_Data Register in 32-bit Mode

11.4.3.3.2 FIFO Fill Register (FIFO_FILL)

FIFO_FILL is a read-only register. Any read returns the current number of halfwords present in the FIFO.

Figure 11-48 shows the valid bits in the FIFO_FILL register.

Offset: 20 (FIFO_FILL) Access: User read-only

	7	6	5	4	3	2	1	0
R	FIFO_FILL[7:0]							
W								
RESET	0	0	0	0	0	0	0	0

Figure 11-48. FIFO_FILL Register

11.4.3.4 ATA Control Register (ATA_CONTROL)

Figure 11-49 shows the valid bits in the ATA control register, and Table 11-4 describes the bit fields.

Offset: 24 (ATA_CONTROL) Access: User read/write

	15	14	13	12	11	10	9	8
R W				dma_srst	dma_select		dma_start_stop	dma_enable
RESET:	0	0	0	0	0	0	0	0

	7	6	5	4	3	2	1	0
R W	fifo_rst_b	ata_rst_b	fifo_tx_en	fifo_rcv_en	dma_pend-ing	dma_ultra_selected	dma_write	iordy_en
RESET:	0	0	0	0	0	0	0	0

Figure 11-49. ATA Control Register

Table 11-4. ATA Control Register Field Descriptions

Field	Description
15-13	Reserved
12 dma_srst	This field controls if internal DMA controller is in reset or enabled 0 > internal DMA controller normal operation 1 > internal DMA controller reset
11-10 dma_select	This field controls DMA mode selected 00 > Single DMA select 01 > 32-bit ADMA select 10 > 64-bit ADMA select 11 > reserved
9 dma_start_stop	This field controls DMA master start or stop 0 > stop DMA master 1 > start DMA master
8 dma_enable	This field controls DMA master enable 0 > DMA master is disable 1 > DMA master is enable
7 fifo_rst_b	This field controls the internal FIFO reset 0 FIFO reset 1 FIFO normal operation
6 ata_rst_b	This bit controls the level on the ata_reset_b pin, which controls the reset of the internal ATA protocol engine. 0 ata_reset_b = 0, ATA drive is reset, and internal protocol engine reset. 1 ata_reset_b = 1, ATA drive is not reset; internal protocol engine normal operation.
5 fifo_tx_en	FIFO transmit enable. This bit controls whether the FIFO makes transmit data requests to the DMA. If enabled, the FIFO requests the DMA to refill it whenever the FIFO level drops below the alarm threshold. 0 FIFO refill by DMA disabled 1 FIFO refill by DMA enabled
4 fifo_rcv_en	FIFO receive enable. This bit controls whether the FIFO makes receive data requests to the DMA. If enabled, the FIFO requests the DMA to empty it whenever the FIFO level meets or exceeds the alarm threshold. 0 FIFO empty by DMA disabled 1 FIFO empty by DMA enabled
3 dma_pending	DMA pending bit. This bit controls whether the ATA interface responds to a DMA request originating in the drive. If this bit is set, the ATA interface starts a MDMA or UDMA burst whenever the drive asserts the ata_dmarq signal. 0 ATA interface does not start DMA burst 1 ATA interface starts MDMA or UDMA burst whenever drive asserts dmarq
2 dma_ultra_selected	This bit determines the protocol (UDMA or MDMA) for any new DMA burst 1=UDMA protocol is used 0=MDMA protocol is used

Table 11-4. ATA Control Register Field Descriptions (Continued)

Field	Description
1 dma_write	This bit determines the data direction on any new DMA burst 1=DMA out burst, ATA interface writes to drive 0=DMA in burst, ATA interface reads from drive
0 iordy_en	This bit determines whether ata_iordy handshake is used during PIO mode 1=IORDY handshake is used 0=IORDY is disregarded

11.4.3.5 Interrupt Registers

The three interrupt registers control the interrupt interface between the ATA module and the CPU/DMA. Two interrupts (ipbus_int and fifo_txfe_end_alarm) are controlled by these registers, as follows:

- The ipbus_int interrupt is controlled by bits 1,2,3,4,5 and 6 of the interrupt registers. It is asserted if one of the 6 bits is set in the interrupt_pending register, while the same bit is set in the interrupt_enable register. This interrupt goes to the CPU.
- The fifo_txfer_end_alarm interrupt is controlled by bit 7 of the interrupt registers. If ata_intrq1 is set in both the interrupt enable and interrupt pending register, then fifo_txfer_end_alarm is asserted. The purpose of this interrupt is to inform the DMA that the running data transfer has ended. This interrupt goes to the smart DMA.

11.4.3.5.1 Interrupt Pending Register (INTERRUPT_PENDING)

Figure 11-50 shows the valid bits in the interrupt pending register, and Table 11-5 describes the bit fields.

Offset: 28 (INTERRUPT_PENDING) Access: User read-only

	7	6	5	4	3	2	1	0
R	ata_intrq1	fifo_ underflow	fifo_ overflow	controller_ idle	ata_intrq2	dma_err	dma_trans _over	
W								
RESET	0[1]	0	0	1	0	0	0	—

Figure 11-50. Interrupt_Pending Register

[1] Interrupts ata_intrq1 and ata_intrq2 only reset to 0 if during reset the interrupt input is low.

Table 11-5. Interrupt Pending Register Field Description

Field	Description
7 ata_intrq1	ATA interrupt request 1. This bit reflects the value of the ata_intrq interrupt input. It is set in the when the drive interrupt is pending, and cleared otherwise. The interrupt clear register has no influence on this bit.
6 fifo_underflow	FIFO underflow. This bit reports FIFO underflow. Sticky bit. It is set when there is a FIFO underflow condition. It is cleared by writing a ‘1’ to this bit in the interrupt clear register.
5 fifo_overflow	FIFO overflow. This bit reports FIFO overflow. Sticky bit. It is set when there is a FIFO overflow condition. It is cleared by writing a ‘1’ to this bit in the interrupt clear register.

Table 11-5. Interrupt Pending Register Field Description (Continued)

Field	Description
4 controller_idle	Controller Idle. This bit reports controller idle. It is set when the ATA protocol engine is idle, there is no activity on the ATA bus. It is cleared when there is activity on the ATA bus. The interrupt clear register has no influence on this bit.
3 ata_intrq2	ATA interrupt request 2. This bit reflects the value of the ata_intrq interrupt input. It is set when the drive interrupt is pending, and cleared otherwise. It has exactly same functioning as ata_intrq1, but this bit affects ipbus_int, while the other affects interrupt to the DMA.
2 dma_err	DMA error. This bit reflects Single DMA error or ADMA error interrupt.It is set in the interrupt pending register when AHB bus response error, ADMA read or write error and ADMA length mismatch error happen. When the bit is set in the interrupt pending register, and the same bit is set in the interrupt enable register, ipbus_int is active, signaling interrupt to the CPU. It is cleared by writing a '1' to this bit in the interrupt clear register
1 dma_trans_over	DMA transfer over. This bit reflects Single DMA or ADMA read or write transfer over. It is set in the interrupt pending register when Single DMA or ADMA transfer is over without error. When the bit is set in the interrupt pending register, and the same bit is set in the interrupt enable register, ipbus_int is active, signaling interrupt to the CPU. It is cleared by writing a '1' to this bit in the interrupt clear register.
0	Reserved

11.4.3.5.2 Interrupt Enable Register (INTERRUPT_ENABLE)

Figure 11-51 shows the valid bits in the interrupt enable register, and Table 11-6 describes the bit fields.

Offset: 2C (INTERRUPT_ENABLE) Access: User read/write

	7	6	5	4	3	2	1	0
R W	ata_intrq1	fifo_ underflow	fifo_ overflow	controller_ idle	ata_intrq2	dma_err	dma_trans _over	
RESET	0	0	0	0	0	0	0	—

Figure 11-51. Interrupt_Enable Register

Table 11-6. Interrupt Enable Register Field Description

Field	Description
7 ata_intrq1	ATA interrupt request 1. If this bit is set, then fifo_txfer_end_alarm is driven to the DMA when the corresponding bit is set in the interrupt enable register. This informs the DMA that the current transfer is finished. The interrupt clear register has no influence on this bit.
6 fifo_underflow	FIFO underflow. If this bit is set, then ipbus_int is driven to the CPU when the corresponding bit is set in the interrupt enable register.
5 fifo_overflow	FIFO overflow. If this bit is set, then ipbus_int is driven to the CPU when the same bit is set in the interrupt enable register.
4 controller_idle	Controller Idle. If this bit is set, then ipbus_int is driven to the CPU when the same bit is set in the interrupt enable register. The interrupt clear register has no influence on this bit.

Table 11-6. Interrupt Enable Register Field Description

Field	Description
3 ata_intrq2	ATA interrupt request 2. This bit reflects the value of the ata_intrq interrupt input. If this bit is set, then ipbus_int is driven to the CPU when the same bit is set in the interrupt enable register. This informs the CPU that the drive is requesting attention. The interrupt clear register has no influence on this bit.
2 dma_err	DMA error. This bit reflects Single DMA error or ADMA error interrupt.It is set in the interrupt pending register when AHB bus response error, ADMA read or write error and ADMA length mismatch error happen. When the bit is set in the interrupt pending register, and the same bit is set in the interrupt enable register, ipbus_int is active, signaling interrupt to the CPU. It is cleared by writing a ‘1’ to this bit in the interrupt clear register
1 dma_trans_over	DMA transfer over. This bit reflects Single DMA or ADMA read or write transfer over. It is set in the interrupt pending register when Single DMA or ADMA transfer is over without error. When the bit is set in the interrupt pending register, and the same bit is set in the interrupt enable register, ipbus_int is active, signaling interrupt to the CPU. It is cleared by writing a ‘1’ to this bit in the interrupt clear register.
0	Reserved

11.4.3.5.3 Interrupt Clear Register (INTERRUPT_CLEAR)

Figure 11-52 shows the valid bits in the interrupt clear register, and Table 11-7 describes the bit fields.

Offset: 30 (INTERRUPT_CLEAR) Access: User write-only

	7	6	5	4	3	2	1	0
R								
W		fifo_ underflow	fifo_ overflow			dma_err	dma_trans _over	
RESET	—	—	—	—	—	—	—	—

Figure 11-52. Interrupt_Clear Register

Table 11-7. Interrupt Clear Register Field Description

Field	Description
7	Reserved
6 fifo_underflow	FIFO underflow. Writing ‘1’ to this bit clears the corresponding bit in the interrupt pending register.
5 fifo_overflow	FIFO overflow. Writing ‘1’ to this bit clears the corresponding bit in the interrupt pending register.
4–3	Reserved
2 dma_err	DMA error. Writing ‘1’ to this bit clears the corresponding bit in the interrupt pending register.
1 dma_trans_over	DMA transfer over. Writing ‘1’ to this bit clears the corresponding bit in the interrupt pending register.
0	Reserved

11.4.3.6 FIFO Alarm Register (FIFO_ALARM)

This register contains the threshold (in 16-bit halfword units) which triggers fifo_rcv_alarm or fifo_tx_alarm signals to the DMA interface.

- If the fifo_rcv_en bit is set in the ATA control register and fifo_fill ≥ fifo_alarm, then the fifo_rcv_alarm signal is asserted to request the DMA to empty the FIFO.
- If the fifo_tx_en bit is set in the ATA control register and fifo_fill < fifo_alarm), then the fifo_tx_alarm signal is asserted to request the DMA to refill the FIFO.

For single DMA and ADMA transfers, the recommended value for FIFO_ALARM is 0x20.

Figure 11-53 shows the valid bits in the FIFO alarm register.

Offset: 34 (FIFO_ALARM) Access: User read/write

	7	6	5	4	3	2	1	0
R W	FIFO_ALARM[7:0]							
RESET	0	0	0	0	0	0	0	0

Figure 11-53. FIFO Alarm Register

11.4.3.7 ADMA_ERR_STATUS Register

Figure 11-54 shows the valid bits in the ADMA_ERR_STATUS Register.

Offset: 38 (ADMA_ERR_STATUS)

	7	6	5	4	3	2	1	0
R W						adma_len_mismatch	adma_err_state	
RESET:	0	0	0	0	0	0	0	0

Figure 11-54. adma_err_status

This register indicates what kind of error has happened.When an ADMA error interrupt occurs, the ADMA error states field in this register holds the ADMA state, and the ADMA system address register holds the address around the error descriptor. For recovering the error, the host driver requires the ADMA state to identify the error descriptor address as follows:

Table 11-8. ADMA Error States Register Field Descriptor

Fields	Descriptor
7-3	Reserved

Table 11-8. ADMA Error States Register Field Descriptor (Continued)

Fields	Descriptor
2 adma_len_mismatch	adma_len_mismatch. Total data length in descriptor table does not match the total sector data set by command
1-0 adma_err_state	adma_err_state. ADMA state when error occurs. 00 ST_STOP—Previous location set in the ADMA system address register is the error descriptor address. 01 ST_FDS—Current location set in the ADMA system address register is the error descriptor address. 10 ST_CARD—This state is never set because it only increments the descriptor pointer and does not generate an ADMA error.1 11 ST_TFR—Previous location set in the ADMA system address register is the error descriptor address.

11.4.3.8 SYS_DMA_BADDR Register

See Figure 11-55 for illustration of valid bits in the SYS_DMA_BADDR Register.

Offset: 3C (SYS_DMA_BADDR)

	7	6	5	4	3	2	1	0
R W	sys_dma_baddr[7:0]							
RESET:	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
R W	sys_dma_baddr[15:8]							
RESET:	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
R W	sys_dma_baddr[23:16]							
RESET:	0	0	0	0	0	0	0	0
	31	30	29	28	27	26	25	24
R W	sys_dma_baddr[31:24]							
RESET:	0	0	0	0	0	0	0	0

Figure 11-55. SYS_DMA_BADDR Register

This register contains the system memory address for a DMA transfer. When the host controller stops a DMA transfer, this register points to the system address of the next contiguous data position. It can be accessed only if a transaction is executing (that is, after a transaction has stopped). Read operations during transfers may return an invalid value. The host driver initializes this register before starting a DMA transaction. After DMA has stopped, the system address of the next contiguous data position can be read from this register.

11.4.3.9 ADMA_SYS_ADDR Register

See Figure 11-56 for an illustration of valid bits in the ADMA_SYS_ADDR register.

Offset: 40 (ADMA_SYS_ADDR)

	7	6	5	4	3	2	1	0
R W	adma_sys_addr[7:0]							
RESET:	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
R W	adma_sys_addr[15:8]							
RESET:	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
R W	adma_sys_addr[23:16]							
RESET:	0	0	0	0	0	0	0	0
	31	30	29	28	27	26	25	24
R W	adma_sys_addr[31:24]							
RESET:	0	0	0	0	0	0	0	0
	39	8	37	36	35	34	33	32
R W	adma_sys_addr[39:32]							
RESET:	0	0	0	0	0	0	0	0
	47	46	45	44	43	42	41	40
R W	adma_sys_addr[47:40]							
RESET:	0	0	0	0	0	0	0	0
	55	54	53	52	51	50	49	48
R W	adma_sys_addr[55:48]							
RESET:	0	0	0	0	0	0	0	0
	63	62	61	60	59	58	57	56
R W	adma_sys_addr[63:56]							
RESET:	0	0	0	0	0	0	0	0

Figure 11-56. ADMA_SYS_ADDR Register

This register holds the byte address of the executing command of the descriptor table. The 32-bit descriptor uses the lower 32 bits of this register (only the 32-bit descriptor is supported). At the start of ADMA, the host driver sets the starting address of the descriptor table. The ADMA engine increments this register address on every fetch of a descriptor command. When the ADMA is stopped at the block gap, this register indicates the address of the next executable descriptor command. When the ADMA error interrupt is generated, this register holds the valid descriptor address depending on the ADMA state.

11.4.3.10 BLOCK_CNT Register

See Figure 11-57 for an illustration of valid bits in the BLOCK_CNT register.

Offset: 48 (BLOCK_CNT)

	7	6	5	4	3	2	1	0
R W	block_cnt[7:0]							
RESET:	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
R W	block_cnt[15:8]							
RESET:	0	0	0	0	0	0	0	0

Figure 11-57. BLOCK_CNT Register

This register is block number set for a DMA transfer command. It can support 1 to 65535 blocks.

11.4.3.11 BURST_LENGTH Register

This register controls the burst length and may be set by software. Burst lengths of 1,2,4,8,16, or 32 words are supported.Figure 11-58 shows the valid bits in the BURST_LENGTH register.

Offset: 4C (BURST_LENGTH)

	7	6	5	4	3	2	1	0
R W			burst_length[5:0]					
RESET:	0	0	0	1	0	0	0	0

Figure 11-58. BURST_LENGTH Register

Table 11-9. BURST_LENGTH Register Field Descriptor

Field	Descriptor
7-6	Reserved
5-0 burst_length	Burst_length: 000001 = 1 words 00001x = 2 words 0001xx = 4 words 001xxx = 8 words 01xxxx = 16 words 1xxxxx = 32 words

11.4.3.12 SECTOR_SIZE Register

This register is for sector size set. The default value is 512 bytes.

Figure 11-59 shows the valid bits in the SECTOR_SIZE register.

Offset: 50 (SECTOR_SIZE)

	7	6	5	4	3	2	1	0
R W	sector_size							
RESET:	0	0	1	0	0	0	0	1

Figure 11-59. SECTOR_SIZE Register

11.4.3.13 Drive Registers Connected to ATA Bus

Some drive registers are addressable but are not present in the ATA interface module. These are listed in Table 11-10. If a read or write access is made to one of these registers, the read or write is mapped to a PIO read or write cycle on the ATA bus, and the corresponding register in the device attached to the ATA bus is accessed. No description of these registers is given here; consult the ATA specification for information on these registers.

If the drive_data register is accessed while the ATA interface operates in big-endian mode, the bytes to/from the ATA bus are swapped. No swaps occur in little-endian mode or for the other registers.

Table 11-10. Drive Registers connected to ATA Bus

Address	Name	Description	Access
Offset: A0 (DRIVE_DATA)	drive_data	Drive data register	R/W
Offset: A4 (DRIVE_FEATURES)	drive_features	Drive features register	R/W
Offset: A8 (DRIVE_SECTOR_ COUNT)	drive_sector_count	Drive sector count register	R/W
Offset: AC (DRIVE_SECTOR_NUM)	drive_sector_num	Drive sector number register	R/W
Offset: B0 (DRIVE_CYL_LOW)	drive_cyl_low	Drive cylinder low register	R/W
Offset: B4 (DRIVE_CYL_HIGH)	drive_cyl_high	Drive cylinder high register	R/W
Offset: B8 (DRIVE_DEV_HEAD)	drive_dev_head	Drive device head register	R/W
Offset: BC (DRIVE_COMMAND)	drive_command	Drive command register	Write-only
Offset: BC (DRIVE_STATUS)	drive_status	Drive status register	Read-only
Offset: D8 (DRIVE_ALT_STATUS)	drive_alt_status	Drive alternate status register	Read-only
Offset: D8 (DRIVE_CONTROL)	drive_control	Drive control register	Write-only

11.5 Functional Description

The ATA interface provides two alternative modes for communication with the ATA peripherals connected to the ATA bus:

- PIO mode read/write operations through the ATA bus
- DMA transfers through the ATA bus, including:
  - DMA slave mode transfers between host and FIFO, which utilize the IPS bus
  - DMA master mode transfers between external memory and FIFO, which utilize the AHB bus

The operation of the peripheral under these two modes is described in detail in subsequent sections.

11.5.1 Resetting the ATA Bus

The ATA bus reset ata_reset_b is asserted whenever ata_rst_b (bit #6) of the ATA control register is cleared (see Section 11.4.3.4, “ATA Control Register (ATA_CONTROL)”). Clearing the bit also resets the ATA protocol engine. When the bit is set, the reset is released.

11.5.2 Programming ATA Bus Timing and iordy_en

The timing of the ATA interface is programmable using the 24 timing registers described in Section 11.4, "Memory Map and Register Definitions." Programming the registers requires that the ATA bus be idle, so before reprogramming the user should ensure the following:

a) The dma_pending bit in the ATA control register is cleared (see Section 11.4.3.4, "ATA Control Register (ATA_CONTROL)").

b) The controller_idle bit in the interrupt pending register is set (see Section 11.4.3.5.1, "Interrupt Pending Register (INTERRUPT_PENDING)").

These two conditions can be met by first clearing dma_pending and then waiting until controller_idle is set before reprogramming the timing parameters. If dma_pending was set before the reprogramming started, it should be set again after the new timing is in effect to allow the drive to finish the current DMA transfer.

The bus timing should only be reprogrammed during an ongoing DMA transfer when the operating system requires a change in the bus clock (for example, in dynamic voltage frequency scaling).

The controller_idle bit must be set before reprogramming the bus timing: otherwise, the new timing values may affect a bus cycle that is still running and cause an error. PIO reads or writes to the ATA bus terminate after the bus cycle with the CPU has been terminated.

The iordy_en bit in the ATA control register determines whether the ATA interface responds to the drive's IORDY signal. Just as with timing registers, it should only be reprogrammed when dma_pending is cleared and controller_idle is set.

11.5.3 Access to ATA Bus in PIO Mode

Before accessing the ATA bus in PIO mode, the user must do the following:

a) Set the ata_rst_b bit in the ATA control register

b) Program the timing parameters

The drive is accessed in PIO mode simply by reading or writing to the correct drive register. The bus cycle is translated to an ATA cycle, and the drive is accessed.

Reads and writes to the drive are not possible while the ATA bus is in reset; the attempted operation fails and is discarded.

11.5.4 Receiving Data from ATA Bus in DMA Slave Mode

In DMA receive slave mode, the protocol engine transfers data from the drive to the FIFO using the multiword DMA (MDMA) or ultra DMA (UMDMA) protocol. The transfer pauses when any of the following conditions occur:

- The FIFO is full.
- The drive negates its DMA request signal ata_dmarq.
- The dma_pending bit in the ata_control register is cleared.

When the condition is removed, the transfer restarts. At the end of the transfer, the drive signals the host by asserting the ata_intrq signal. Alternatively, the host can read the device status register, which also indicates when the transfer has ended.

The transfer of data from FIFO to memory is handled by the host system DMA. DMA data transfers from device to host are set up as follows:

1. Make sure the ATA bus is not in reset and all timing registers are programmed.
2. Make sure the FIFO is empty by reading it until empty or by resetting it.
3. Initialize the DMA channel connected to fifo_rcv_alarm. Every time the fifo_rcv_alarm is high, the DMA should read <packetsize> 32-bit words from the FIFO, and store them in main memory (here “packetsize” is defined as the number of 32-bit words in a packet; typically, packetsize = 8). This keeps the transfer going while avoiding FIFO overrun.
4. Write 2*<packetsize> to the FIFO alarm register (note that this setting corresponds to one packet of data, because the alarm threshold is specified in units of 16-bit halfwords). Thus the FIFO notifies the DMA when there is at least one packet ready for transfer.
5. Ensure the FIFO is out of reset by setting the fifo_rst_b bit in the ATA control register (see Section Section 11.4.3.4, “ATA Control Register (ATA_CONTROL)”).
6. Set the fifo_rcv_en bit in the ATA control register. This enables the DMA to empty the FIFO.
7. Set the dma_pending bit, and clear the dma_write bit. Also, program ultra_mode_selected=0 (for MDMA) or ultra_mode_selected=1 (for UDMA).

Steps (1–7) have prepared the host side of the DMA.

8. Send commands to the drive in PIO mode that cause it to request DMA transfer on the ATA bus (consult the ATA specification for the specifics of this operation).
9. At this point, when the drive requests a DMA transfer by pulling ata_dmarq high, the ATA interface acknowledges with ata_dmack, and the transfer starts. Data is transferred automatically to the FIFO, and from there to the host memory.
10. During the transfer, the host can monitor for end of transfer by reading some device ATA registers. These reads cause the running DMA to pause; after the read is complete, the DMA resumes. Alternatively, the host can wait until the drive asserts ata_intrq, which also indicates end of transfer.
11. When the transfer ends, the host or host DMA should wait until the controller_idle bit is set in the ATA control register, then read the remaining halfwords from the FIFO and transfer these to memory. Note that there may be less than <packetsize> remaining 32-bit words, in which case the transfer is not performed automatically by the DMA.

11.5.5 Transmitting Data to ATA Bus in DMA Slave Mode

In DMA transmit mode, the protocol engine transfers data from the FIFO to the drive using the multiword DMA (MDMA) or ultra DMA (UDMA) protocol. The transfer pauses when one of following conditions occurs:

- The FIFO is empty
- The drive negates its DMA request signal ata_dmarq
- The dma_pending bit in the ata_control register is cleared

When the condition is removed, the transfer restarts. At the end of the transfer, the drive signals the host by asserting the ata_intrq signal. Alternatively, the host can read the device status register, which also indicates when the transfer has ended.

The transfer of data from FIFO to memory is handled by the host system DMA. DMA data transfers from host to device are set up as follows:

1. Make sure the ATA bus is not in reset, and all timing registers are programmed.
2. Make sure the FIFO is empty by reading it until empty or by resetting it.
3. Initialize the DMA channel connected to fifo_tx_alarm. Every time the fifo_tx_alarm signal is high, the DMA should read <packetsize> 32-bit words from the main memory and write them to the FIFO (typical packetsize is 8 32-bit words). Program the DMA so that it does not transfer more than <sectorsize> 32-bit words total.
4. Write FIFO_SIZE – 2 × <packetsize> to the FIFO alarm register. In this way, FIFO notifies the DMA when there is room for at least one additional packet. FIFO_SIZE is given in 16-bit halfwords: the typical value is 64 halfwords, or 128 bytes.
5. Prepare the ATA for a DMA transfer from host to device as follows:
   a) Make sure the FIFO is out of reset by setting bit fifo_rst_b in the ATA control register (see Section Section 11.4.3.4, “ATA Control Register (ATA_CONTROL)”).
   b) Program fifo_tx_en=1 in the ATA control register. This enables the FIFO to be filled by DMA.
   c) Program dma_pending =1 and dma_write=1. Also, program ultra_mode_selected =0 (for MDMA) or ultra_mode_selected=1 (for UDMA).

Steps (1-5) have prepared the host side of the DMA.

6. Send commands to the drive in PIO mode that cause it to request a DMA transfer on the ATA bus (consult the ATA specification for the specifics of this operation).
7. At this point, when the drive requests a DMA transfer by pulling ata_dmarq high, the ATA interface acknowledges with ata_dmack, and the transfer starts. Data is transferred automatically from the FIFO, and also from host memory to FIFO.
8. During the transfer, the host can monitor for end of transfer by reading some device ATA registers. These reads cause the running DMA to pause; after the read is completed, the DMA resumes. Alternatively, the host can wait unit the drive asserts ata_intrq, which also indicates end of transfer.

When the transfer ends, no additional FIFO manipulations are needed.

11.5.6 Using DMA Master Mode to Receive Data From the ATA Bus

In DMA master mode for receiving data from the ATA bus, the internal DMA engine initializes a burst data write transfer on the AHB bus when the internal signal *sys_dma_req* is asserted.

Sys_dma_req is asserted when these conditions occur:

- *fifo_rcv_alarm* in DMA read
- In a DMA read, the data left in the FIFO is not enough to trigger the fifo_alarm, but the sector word counter has not reached a sector boundary

Sys_dma_req is negated when these conditions occur:

- A burst transfer ends
- DMA start is set
- The host is not active

For single DMA, burst length is the minimum set by software, FIFO alarm, and left data number in the last sector word counter.

For ADMA, burst length is the minimum set by software, FIFO alarm, left data number in the last sector word counter, and left data number indicated in a descriptor pair.

The following list describes the steps in setting up a DMA data transfer from the device to external memory:

1. Make sure that the ATA bus is not in reset, and that all timing registers are programmed
2. Make sure the FIFO is empty by reading it until empty, or by resetting it.
3. To make the ATA ready for a DMA transfer from device to host, do the following:
   a) Make sure the FIFO is out of reset by setting the bit fifo_rst_b to 1 in the ata_control register.
   b) Program fifo_rcv_en=1 in the ata_control register. This enables the FIFO to by emptied by the DMA.
   c) Program dma_pending =1, dma_write=0, ultra_mode_selected=0/1 in the ata_control register. ultra_mode_selected should be 1; it should be 0 if you want to transfer data using MDMA mode.
4. To make the internal DMA controller ready for a DMA transfer, do the following:
   a) Program fifo_alarm, burst_length, block_cnt, DMA system start base address (data buffer start address) for single DMA mode, or ADMA system address (descriptor table start address) for ADMA mode.
   b) Program dma_en = 1, dma_select=01 (if you select ADMA mode), dma_start_stop=1. If you select ADMA mode, make sure that the descriptor table is ready before starting a DMA transfer.
5. Now the host side of the DMA is ready. Send commands to the drive in PIO mode that cause it to request a DMA transfer on the ATA bus. The nature of these commands is beyond the scope of this document. See the ATA specification for information on communicating with the drive.
6. When the drive requests a DMA transfer by pulling *ata_dmarq* high, the ATA interface acknowledges with *ata_dmack*, and the transfer starts. Data is transferred automatically to the FIFO, and then to the external memory.
7. When *sys_dma_req* is asserted, the DMA engine will write burst length data from FIFO to external memory.
8. During the transfer, the host can detect end of transfer by waiting for a dma_trans_over interrupt. After the end of transfer is detected, the host must reset dma_start_stop to 0.

11.5.7 Using DMA Master Mode To Transmit Data to the ATA bus

In DMA master mode for transmitting data to the ATA bus, the internal DMA engine initializes a burst data read transfer on the AHB bus when the internal signal *sys_dma_req* is asserted.

Sys_dma_req is asserted when these conditions occur:

- *fifo_tx_alarm* in DMA write

Sys_dma_req is negated when these conditions occur:

- A burst transfer ends
- DMA start is set
- The host is not active

For Single DMA, burst length is the minimum set by software and the FIFO alarm.

For ADMA, burst length is the minimum set by software, the FIFO alarm, and the left data number indicated in a descriptor pair.

The following list describes the steps in setting up a DMA data transfer from external memory to the device:

1. Make sure the ATA bus is not in reset, and all timing registers are programmed.
2. Make sure the FIFO is empty by reading it until empty, or by resetting it.
3. To make the ATA ready for a DMA transfer from host to device, do following:
   a) Make sure the FIFO is out of reset by setting bit *fifo_rst_b* to 1 in the ATA control register.
   b) Program *fifo_tx_en*=1 in *ata_control* register. This enables the FIFO to be filled by DMA.
   c) Program *dma_pending* =1, *dma_write*=1, *ultra_mode_selected*=0/1 in *ata_control* register. ultra_mod_selected should be 1 if you want to transfer data using UDMA mode, it should be 0 if you want to transfer data using MDMA mode.
4. To make the internal DMA controller ready for a DMA transfer, do the following:
   a) Program fifo_alarm, burst_length, block_cnt, and the DMA system start base address (data buffer start address) for single DMA mode, or ADMA system address (descriptor table start address) for ADMA mode.
   b) Program dma_en = 1, dma_select=01(if select ADMA mode), dma_start_stop=1. If select ADMA mode, it is necessary to make sure descriptor table is ready before start DMA transfer.
5. When *sys_dma_req* is asserted, DMA engine will read a burst length data from external memory to FIFO.
6. Now, the host side of the DMA is ready. Send commands to the drive in PIO mode that cause it to request DMA transfer on the ATA bus. The nature of these commands is beyond the scope of this document. You should consult the ATA specification to know how to communicate with the drive.
7. When the drive now requests DMA transfer by pulling *ata_dmarq* high, the ATA interface acknowledges with *ata_dmack*, and the transfer starts. Data is transferred automatically from the FIFO if FIFO is not empty.

8. During the transfer, the host can detect end of transfer by waiting for ata_intrq2 interrupt. After the end of transfer is detected, the host must reset dma_start_stop to 0.

11.6 Initialization and Application of ATA

If the host asserts RESET, the ATA device executes the hardware reset protocol, regardless of power management mode. For more details about the power-on and hardware reset protocol, see the ATA specification).

The host issues an IDENTIFY DEVICE command after the power-on reset or hardware reset protocol is complete, in order to determine the current status of features implemented by the device.

Chapter 12
Digital Audio Multiplexer (AUDMUX)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

Table 12-1 defines terms used in this chapter.

Table 12-1. Definition Of Terms

Term	Definition
PTCR	Port Timing Control Register
PDCR	Port Data Control Register
CNMCR	CE Bus Network Mode Control Register
FSPOL	Frame sync polarity
CLKPOL	Clock polarity
TFSDIR	Transmit Frame Sync Direction Control
TCLKDIR	Transmit Clock Direction Control
RFSDIR	Receive Frame Sync Direction Control
RCLKDIR	Receive Clock Direction Control
TFSEL	Transmit Frame Sync Port Select
RFSEL	Receive Frame Sync Port Select
TCSEL	Transmit Clock Port Select
RCSEL	Receive Clock Port Select
RXDSEL	Receive Data Port Select
INMMASK	Internal Network Mode Masking
CE Bus	Consumer Electronic Bus
CEN	CE Bus Enable
CNTHI	CE Bus disable signal High Period Count
CNTLO	CE Bus disable signal Low Period Count

12.1 Overview

The Digital Audio Mux (AUDMUX) provides a programmable interconnect device for voice, audio, and synchronous data routing between host serial interfaces (such as SSI) and peripheral serial interfaces (that

is, audio and voice CODECs, also known as coder-decoders). The AUDMUX interconnections allow multiple, simultaneous, audio/voice/data flows between the ports in point-to-point or point-to-multipoint configurations. This section includes a top level diagram that shows the functional organization of the module, including all off-chip signals.

The AUDMUX allows the audio system connectivity to be modified through programming (as opposed to altering the PCB schematics of the system). Figure 12-1 shows the block diagram. The full description of the module is in Section 12.4, “Functional Description.”



Figure 12-1. AUDMUX Block Diagram

12.1.1 Features

Key features of the module include the following:

- Three internal ports
- Four external ports
- Full 6-wire SSI interfaces for asynchronous receive and transmit
- Configurable 4-wire (synchronous) or 6-wire (asynchronous) peripheral interfaces
- Independent Tx/Rx Frame sync and clock direction selection for host or peripheral
- Each host interface's capability to connect to any other host or peripheral interface in a point-to-point or point-to-multipoint (network mode)
- Transmit and receive data switching to support external network mode
- CE Bus network mode to provide synchronous switching on RxD

12.1.2 Modes of Operation

Each AUDMUX port can be configured to operate in the following modes:

- Normal mode—the port is connected point-to-point to a single other port
- Internal network mode—the port is connected point-to-multipoint to multiple other ports
- CE bus network mode—the port receives data from the CE bus port (port 7) and one other port as selected by software.

Additionally, each port can operate in synchronous or asynchronous timing modes.

Modes of operation are described in more detail in Section 12.1.2, "Modes of Operation."

12.2 External Signal Description

Table 12-2 lists AUDMUX pin-level signals for the external ports, where:

- P*n* is P4, through P7
- $m = n - 3$.

The port is configured as an external port by a static system-level signal input p*n*_int_ext_select.

Table 12-2. Off-Chip Module Signals

Name	Module Port	I/O	Function	Reset State	Pull-up
AUDm_TXD	P*n*	I/O	Transmit Data from Pn	1	Active
AUDm_RXD	P*n*	I/O	Receive Data at Pn	1	Active
AUDm_TXC	P*n*	I/O	Transmit Clock input/output at Pn	1	—
AUDm_RXC	P*n*	I/O	Receive Clock input/output at Pn	1	—
AUDm_TXFS	P*n*	I/O	Transmit Frame sync input/output at Pn	1	—
AUDm_RXFS	P*n*	I/O	Receive Frame sync input/output at Pn	1	—

12.3 Memory Map and Register Definitions

This section includes the module memory map and detailed descriptions of all registers. For the base address of a particular module instantiation, see the system memory map.

12.3.1 Memory Map

The AUDMUX memory map is shown in Table 12-3.

Table 12-3. AUDMUX Memory Map

Address	Register	Access	Reset Value	Section/Page
0x0000 (PTCR1)	Port Timing Control Register 1	RW	0xAD40_0800	12.3.3.4/12-8
0x0004 (PDCR1)	Port Data Control Register 1	RW	0x0000_A000	12.3.3.5/12-10
0x0008 (PTCR2)	Port Timing Control Register 2	RW	0xA500_0800	12.3.3.4/12-8
0x000C (PDCR2)	Port Data Control Register 2	RW	0x0000_8000	12.3.3.5/12-10
0x0010 (PTCR3)	Port Timing Control Register 3	RW	0x9CC0_0800	12.3.3.4/12-8
0x0014 (PDCR3)	Port Data Control Register 3	RW	0x0000_6000	12.3.3.5/12-10
0x0018 (PTCR4)	Port Timing Control Register 4	RW	0x0000_0800	12.3.3.4/12-8
0x001C (PDCR4)	Port Data Control Register 4	RW	0x0000_4000	12.3.3.5/12-10
0x0020 (PTCR5)	Port Timing Control Register 5	RW	0x0000_0800	12.3.3.4/12-8
0x0024 (PDCR5)	Port Data Control Register 5	RW	0x0000_2000	12.3.3.5/12-10
0x0028 (PTCR6)	Port Timing Control Register 6	RW	0x0000_0800	12.3.3.4/12-8
0x002C (PDCR6)	Port Data Control Register 6	RW	0x0000_0000	12.3.3.5/12-10
0x0030 (PTCR7)	Port Timing Control Register 7	RW	0x0000_0800	12.3.3.4/12-8
0x0034 (PDCR7)	Port Data Control Register 7	RW	0x0000_C000	12.3.3.5/12-10
0x0038 (CNMCR)	CE Bus Network Mode Control Register (CNMCR)	RW	0x0003_1010	12.3.3.6/12-11

12.3.2 Register Summary

Table 12-4 shows the control register and address mapping for the AUDMUX.

Table 12-4. Register Summary

Address[1]		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[(*n* - 1) x 8] + 0x0000 PTCR*n*	R	TFSDIR	TFSEL[3:0]				TCLKDIR	TCSEL[3:0]				RFSDIR	RFSEL[3:0]				RCLKDIR
	W																
	R	RCSEL[3:0]				SYN	0	0	0	0	0	0	0	0	0	0	0
	W																

Table 12-4. Register Summary (Continued)

Address[1]		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[(*n* - 1) x 8] + 0x0004 PDCR*n*	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	RXDSEL[2:0]			TX RX EN	0	0	MODE[1:0]		INMMASK[7:0]							
	W																
0x0038 (CNMCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	CEN	FS POL	CLK POL
	W																
	R	CNTHI[7:0]								CNTLOW[7:0]							
	W																

1 *n* ranges from 1 through 7.

12.3.3 Register Descriptions

There are two configuration registers for each port. There is also a separate register for CE Bus Network mode control. Each pair of configuration registers is identical for each port; however, the default values following a reset differ as shown in Table 12-3.

- Section 12.4.3.1, “Default Port Configuration” describes the default configuration of the ports.
- Section 12.4.3.2, “Default CE Bus Configuration” describes the default configuration of the CE Bus.

12.3.3.1 Default Port Configuration

After a reset, each port defaults to normal mode (PDCR*n*[MODE] = 00) with synchronous timing mode (PTCR*n*[SYN] = 1) enabled.

The default port-to-port connections are as follows:

- Port 1 to Port 6
  - Port 6 provides the clock and frame sync.
- Port 2 to Port 5
  - Port 5 provides the clock and frame sync.
- Port 3 to Port 4
  - Port 4 provides the clock and frame sync.
- Port 7 to Port 7 (in data loopback mode)
  - Clock and frame syncs are inputs.

12.3.3.2 Default CE Bus Configuration

The default configuration of all the ports is to set the MODE field to normal mode (that is, no port selects CE Bus network mode). Correspondingly, the default configuration of the CEN field in the CNMCR is clear. To minimize AUDMUX setup for audio testing, the rest of the CNMCR fields default to the following configuration:

- FSPOL is set.
- CLKPOL is set.
- CNTHI is set to 16.
- CNTLOW is set to 16.

This configuration uses a frame sync that is logic high when asserted.

The clock is driven by the transmitter on the rising edge and is sampled by the receiver on the falling edge. The AUDMUX switches between devices on the rising edge; this provides a buffer of one-half clock period between the moment data is sampled and when the AUDMUX switches between devices. See Figure 12-16 for a timing diagram where FSPOL and CLKPOL are both set.

CNTHI and CNTLOW are set to 16 to allow CE Bus to drive data during timeslot 1 and the other device to drive data during timeslots 0, 2,..., N-1 where N is the number of timeslots used and each timeslot has 16 bits.

12.3.3.3 Register Conventions

Figure 12-2 and Table 12-5 explain conventions used in register diagrams and tables.



Figure 12-2. Register Field Conventions

Table 12-5. General Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
BIT	Bit or field name. Its presence in the read or write row indicates that it can correspondingly be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
rtc	Read to clear. A read-only status bit that is automatically cleared when read.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)

Table 12-5. General Register Conventions (Continued)

Convention	Description
Reset Values	
0	Resets to 0 (zero).
1	Resets to 1 (one).
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

12.3.3.4 Port Timing Control Register *n* (PTCR*n*)

PTCR*n* is the Port Timing Control Register for Port *n*, where *n* ranges from 1 through 7.

Offset 0x0000 (PTCR1) Access: User read/write
0x0008 (PTCR2)
0x0010 (PTCR3)
0x0018 (PTCR4)
0x0020 (PTCR5)
0x0028 (PTCR6)
0x0030 (PTCR7)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	TFS DIR	TFSEL[3:0]				TCLK DIR	TCSEL[3:0]				RFS DIR	RFSEL[3:0]				RCLK DIR
Reset	(See Table 12-3 for reset values.)															

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	RCSEL[3:0]				SYN	0	0	0	0	0	0	0	0	0	0	0
Reset	(See Table 12-3 for reset values.)															

Figure 12-3. Port Timing Control Register for Port *n*

Table 12-6. Port Timing Control Register Field Descriptions

Field	Description
31 TFSDIR	Transmit Frame Sync Direction Control. This bit sets the direction of the TxFS pin of the interface as an output or input. When set as an input, the TFSEL settings are ignored. When set as an output, the TFSEL settings determine the source port of the frame sync. 0 TxFS is an input. 1 TxFS is an output.
30–27 TFSEL[3:0]	Transmit Frame Sync Select. Selects the source port from which TxFS is sourced. 0xxx Selects TxFS from port. 1xxx Selects RxFS from port. x000 Port 1 . . . x110 Port 7 x111 Reserved
26 TCLKDIR	Transmit Clock Direction Control. This bit sets the direction of the TxClk pin of the interface as an output or input. When set as an input, the TCSEL settings are ignored. When set as an output, the TCSEL settings determine the source port of the clock. 0 TxClk is an input. 1 TxClk is an output.
25–22 TCSEL[3:0]	Transmit Clock Select. Selects the source port from which TxClk is sourced. 0xxx Selects TxClk from port. 1xxx Selects RxClk from port. x000 Port 1 . . . x110 Port 7 x111 Reserved
21 RFSDIR	Receive Frame Sync Direction Control. This bit sets the direction of the RxFS pin of the interface as an output or input. When set as an input, the RFSEL settings are ignored. When set as an output, the RFSEL settings determine the source port of the frame sync. 0 RxFS is an input. 1 RxFS is an output.
20–17 RFSEL[3:0]	Receive Frame Sync Select. Selects the source port from which RxFS is sourced. RxFS can be sourced from TxFS and RxFS from other ports. 0xxx Selects TxFS from port. 1xxx Selects RxFS from port. x000 Port 1 . . . x110 Port 7 x111 Reserved
16 RCLKDIR	Receive Clock Direction Control. This bit sets the direction of the RxClk pin of the interface as an output or input. When set as an input, the RCSEL settings are ignored. When set as an output, the RCSEL settings determine the source port of the clock. 0 RxClk is an input. 1 RxClk is an output.

Table 12-6. Port Timing Control Register Field Descriptions (Continued)

Field	Description
15–12 RCSEL[3:0]	Receive Clock Select. Selects the source port from which RxClk is sourced. RxClk can be sourced from TxClk and RxClk from other ports. 0xxx Selects TxClk from port. 1xxx Selects RxClk from port. x000 Port 1 . . . x110 Port 7 x111 Reserved
11 SYN	Synchronous/Asynchronous Select. When SYN is set, synchronous mode is chosen and the transmit and receive sections use common clock and frame sync signals (that is, the port is a 4-wire interface). When SYN is cleared, asynchronous mode is chosen and separate clock and frame sync signals are used for the transmit and receive sections (that is, the port is a 6-wire interface). 0 Asynchronous mode 1 Synchronous mode (default)
10–0	Reserved

12.3.3.5 Port Data Control Register *n* (PDCR*n*)

Figure 12-4 PDCR*n* is the Port Data Control Register for Port *n*, where *n* ranges from 1 through 7.

Offset 0x0004 (PDCR1) Access: User Read/Write
0x000C (PDCR2)
0x0014 (PDCR3)
0x001C (PDCR4)
0x0024 (PDCR5)
0x002C (PDCR6)
0x0034 (PDCR7)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	(See Table 12-3 for reset values.)															

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RXDSEL[2:0]			TXRX EN	0	0	MODE[1:0]		INMMASK[7:0]							
W																
Reset	(See Table 12-3 for reset values.)															

Figure 12-4. Port Data Control Register for Port *n*

Table 12-7 lists the PDCR*n* register field descriptions.

Table 12-7. PDCR (Port *n*) Field Descriptions

Field	Description
31–16	Reserved
15–13 RXDSEL[2:0]	Receive Data Select. Selects the source port for the RxD data. RXDSEL is ignored if MODE = 01 (that is, Internal Network Mode is enabled). xxx Port number for RxD 000 Port 1 . . . 110 Port 7 111 Reserved
12 TXRXEN	Transmit/Receive Switch Enable. Swaps the transmit and receive signals. 0 No switch (Transmit Pin = Transmit, Receive Pin = Receive) 1 Switch (Transmit Pin = Receive, Receive Pin = Transmit)
11–10	Reserved
9–8 MODE[1:0]	Mode Select. This field selects the mode in which the port is to operate. The modes of operation include the following: • Normal mode, in which the RxD from the port selected by RXDSEL is routed to the port. • Internal Network mode in which RxD from other ports are ANDed together. RXDSEL is ignored. INMMASK determines which RxD signals are ANDed together. • CE Bus Network mode, in which the port receives data from CE Bus port (Port 7) and any other port as selected by RXDSEL[3:0] in different time slots within a frame. The ce_bus_dis signal routes the data from the CE Bus port if low; otherwise, data from the other port (as selected by RXDSEL) is routed to the port. 00 Normal mode 01 Internal Network mode 10 CE Bus Network mode 11 Reserved
7–0 INMMASK[7:0]	Internal Network Mode Mask. Bit mask that selects the ports from which the RxD signals are to be ANDed together for internal network mode. Bit 6 represents RxD from Port 7 and bit0 represents RxD from Port 1. 0 Includes RxDn for ANDing 1 Excludes RxDn from ANDing

12.3.3.6 CE Bus Network Mode Control Register (CNMCR)

Figure 12-5 shows the CE bus network mode control register.

Offset 0x0038 (CNMCR) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	CEN	FSPOL	CLKPOL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CNTHI[7:0]								CNTLOW[7:0]							
W																
Reset	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0

Figure 12-5. CE Bus Network Mode Control Register (CNMCR)

Table 12-8 shows the CNCMR field descriptions.

Table 12-8. CNMCR Field Descriptions

Field	Description
31–19	Reserved
18 CEN	CE Bus enable. This signal controls the generation of ce_bus_dis signal. If set, the ce_bus_dis signal is generated as per the CNTHI and CNTLOW settings. 0 CE Bus disable signal is held low. 1 CE Bus disable signal is generated.
17 FSPOL	Frame Sync Polarity Select. This field selects the frame sync polarity of the CE Bus port (Port 7) used for the generation of ce_bus_dis signal. 0 Polarity 0 1 Polarity 1
16 CLKPOL	Clock Polarity Select. This field selects the bit clock polarity of the CE Bus port (Port 7) used for generation of ce_bus_dis signal. 0 Polarity 0 1 Polarity 1
15–8 CNTHI[7:0]	CE Bus disable signal high period count. This field selects the number of bit clocks for which the CE Bus disable signal ce_bus_dis is to remain high following the detection of the frame sync, that is, when CE Bus is not transferring data. This allows the user to specify the time until the CE Bus starts transmitting (with respect to the beginning of timeslot 0). 00000000 0 bit clock period 00000001 1 bit clock period 00000010 2 bit clock period . . . . 11111111= 255 bit clock period • If operating in 4-wire mode (SYN is set), the clock used for ce_bus_dis generation is selected by the TCSEL[3:0] field of Port 7's control register PTCR7. The frame sync used for ce_bus_dis generation is selected by the TFSEL[3:0] field of Port 7's control register PTCR7. If operating in 6-wire mode (SYN is clear), the clock used for ce_bus_dis generation is selected by the RCSEL[3:0] field of Port 7's control register PTCR7. The frame sync used for ce_bus_dis generation is selected by the RFSEL[3:0] field of Port 7's control register PTCR7.

Table 12-8. CNMCR Field Descriptions (Continued)

Field	Description
7–0 CNTLOW[7:0]	CNTLOW - CE Bus disable signal low period count. This field selects the number of bit clocks for which the CE Bus disable signal ce_bus_dis is to remain low, that is, when CE Bus is transferring data. 00000000 = 0 bit clock period 00000001 = 1 bit clock period 00000010 = 2 bit clock period . . . . 11111111 = 255 bit clock period • If operating in 4-wire mode (SYN is set), the clock used for ce_bus_dis generation is selected by the TCSEL[3:0] field of Port 7's control register PTCR7. The frame sync used for ce_bus_dis generation is selected by the TFSEL[3:0] field of Port 7's control register PTCR7. If operating in 6-wire mode (SYN is clear), the clock used for ce_bus_dis generation is selected by the RCSEL[3:0] field of Port 7's control register PTCR7. The frame sync used for ce_bus_dis generation is selected by the RFSEL[3:0] field of Port 7's control register PTCR7.

12.3.3.6.1 CE_Bus_dis Signal Generation Limitations

Certain restrictions are in place for the utilization of CE Bus network mode. They are as follows:

- Only early frame syncs are supported.
- CE Bus data transfers only take place in contiguous time slots.
- Only one port can be connected to the CE Bus port at a time.
- CE Bus Network mode can be used for only two ports (Port 7 and one other port)

Transmission of data by CE bus and frame sync generation by the master (CE bus/port) occurs on the same clock edge. This assures a 1/2-bit delay between the moment the RxD lines are switched inside the AUDMUX (as driven by ce_bus_dis) and the moment the receive data is sampled by the serial interface.

12.4 Functional Description

This section provides a complete functional description of the AUDMUX module. Figure 12-1 shows the AUDMUX block diagram.

12.4.1 AUDMUX Ports Overview

There is no functional difference among Ports 1 through 7. The main difference is whether a port is connected to an on-chip serial interface (for example, SSI) or connected to the chip's pads to connect to off-chip serial devices (that is, any 4-wire or 6-wire external SSI, voice, I2S, or AC97 CODEC).

Port 7 can be physically connected to any of the peripherals previously mentioned, as well as the CE Bus. The limitation of connecting CE Bus only at Port 7 is because of data selection in CE bus network mode at Ports 1 to 7. Ports 1 to 6 communicate with CE Bus devices by being configured to connect to Port 7.

All ports can be configured as four- or six-wire interfaces. When configured as a six-wire interface, the additional RFS and RCLK signals of the interface enable the serial interface to be used in asynchronous mode with separate receive and transmit clocks.

All ports have a Tx/Rx switch to provide flexibility in supporting network mode configurations. The Tx/Rx switch enables the transmit and receive data lines to be swapped so that mastership of the serial bus can be passed among multiple external devices connected to a single port.

In addition to supporting the default (point-to-point) normal mode, all ports also support two special types of network mode—internal network mode and CE bus network mode. With internal network mode, a point-to-multipoint network configuration with an arbitrary number of slaves can be supported if the external slaves are put into the high-impedance state (as defined in the SSI network mode protocol) and have pull-up resistors on their TxD contacts. (Alternatively, this can be viewed as requiring a pull-up resistor on the corresponding AUDMUX RxD contact.) With CE bus network mode, a point-to-multipoint network with two slaves can be supported; the slaves do not have to put the TxD line into high-impedance state, and they do not require any pull-up resistors.

Bit clock direction selection enables each port to be configured as a master or slave in the flow.

Possible scenarios include:

- SSI (internal port) drives a voice CODEC and a BT (Blue tooth) CODEC (both on external Port 6) and the Bottom Connector (on external Port 7) simultaneously using network mode. SSI is the master.
- An external processor (external port - Port 5) drives a voice CODEC and a BT CODEC (both on external Port 6) and the Bottom Connector (on Port 7) simultaneously using network mode. The external processor is the master.

12.4.2 Operating Modes

The following terms are used in the descriptions of AUDMUX operating modes:

- Network mode—Time-division multiplexed protocol for sending unique data to multiple devices on a serial bus.
- Internal network mode—Physical bus configuration where multiple serial buses are effectively connected within the AUDMUX via digital logic to create point-to-multipoint connectivity. An arbitrary number of devices are supported. Devices must be put into the high-impedance state as specified by the network mode protocol. TxDATA lines of devices must be pulled high.
- External network mode—Physical bus configuration where multiple serial buses are electrically connected together on a printed circuit board (that is, external to the AUDMUX). Devices must put their TxDATA lines into the high-impedance state as specified by the network mode protocol.
- CE bus network mode—Physical bus configuration where multiple serial buses are effectively connected within the AUDMUX via digital logic in order to create point-to-multipoint connectivity. This mode can only utilize three AUDMUX ports simultaneously. One of the ports must be Port 7. Devices do not have to be put into the high-impedance state, nor do they require pull-up resistors on their TxDATA contacts.

12.4.2.1 Port Receive Data Modes

Each port has logic to select which data lines are used to create the RxD line for the corresponding host interface. Figure 12-6 shows the logic used to create the RxD line for Port 1. This logic has the following modes of operation (as determined by MODE[1:0]):

- Normal mode—see Section 12.4.2.1.1, "Normal Mode" for more information
- CE bus network mode—see Section 12.4.2.1.3, "CE Bus Network Mode" for more information
- Internal network mode—see Section 12.4.2.1.2, "Internal Network Mode" for more information



Figure 12-6. Receive Data Logic for Port *n*

12.4.2.1.1 Normal Mode

In normal mode (MODE = 00), the port is connected in a point-to-point configuration (as a master or a slave) and the RXDSEL[2:0] setting selects the transmit signal from any port. In normal mode, any data format can be used (that is, SSI normal mode, SSI network mode, AC-97, and others.

12.4.2.1.2 Internal Network Mode

In internal network mode (MODE = 01), the output of the AND gate is routed (via the output of the port) to the RxD signal of the corresponding host interface. The INMMASK bit vector selects the transmit signals of the ports that are to be connected in network mode. The transmit signals received at the AUDMUX ports (TxDn_in) are ANDed together to form the output. In internal network mode, only one device can be transmitting in its predesignated timeslot and all other transmit signals must remain high (be in high-impedance state and pulled-up). Therefore, non-active signals in the selection will be high and do not influence the output of the AND gate.

Network mode is a protocol where a master SSI is connected to more than one slave SSI device and communication occurs on a time-slotted frame. Though network mode can allow master-slave and slave-slave communication, internal network mode supports only master-slave communication.

There are two scenarios where internal network mode can be used with external network mode:

1. Slave-only devices are attached to an external port.
2. A master device is attached to an external port and all slave devices connected to the same external port are disabled.

NOTE

When internal network mode is enabled at an external port, RXDSEL[3:0] for RxDn_obe selection is ignored and RxD_obe is always driven high (that is, asserted for all timeslots). All slave devices connected to the same port must be disabled.

Internal Network Mode Example 1

SSI_m and SSI_n are used with Port 4 in internal network mode as shown in Figure 12-7. No pull-up resistors are required because the interfaces combined in internal network mode are on-chip interfaces.



Figure 12-7. Block Diagram For Example 1

See Figure 12-8 for the timing diagram of Example 1. The clock and frame sync signals show the bit and frame timing for the serial bus. The vertical dashed lines divide the frame into four timeslots.

The data lines for SSI_m and SSI_n (as well as their output enables) are shown. The on-chip interfaces drive a logic ‘1’ when their output enables are logic ‘0’. The combined TxDATA line, which is the logical AND of the individual TxDATA lines, is used for Port 4’s TxDATA line.



Figure 12-8. Example Using Internal Ports for Transmit Data

Internal Network Mode Example 2

Figure 12-9 shows the case where SSI, port 4, and port 5 are used with port 6 in internal network mode. Port 4 and port 5 are external ports so pull-up resistors are required on the port 4 RxDATA and port 5 RxDATA contacts. This example shows the timing associated with using adjacent timeslots for the SSI, Port 4, and Port 5.



Figure 12-9. Block Diagram for Example 2

The resistance value of the pull-up resistors must be sufficiently high such that a value of 0 can be pulled up to logic 1 within half of a period of the bit clock. The required resistance must be no larger than:

$$R_{max} = 1 / (2 \times f_{bc} \times C)$$

where:

f_{bc} is the frequency of the bit clock

C is the total system capacitance (including capacitance of ICs, board traces, and so on)

Figure 12-10 shows the timing diagram for this example. The clock and frame sync signals show the bit and frame timing for the serial bus. The vertical dashed lines divide the frame into four timeslots. Adjacent timeslots are allocated to SSI, port 4, port 5, and port 4, respectively.

The data lines for the SSI, port 4, and port 5 are shown. The SSI transmits a logic 1 when its corresponding output enable is a logic 0. The data lines from port 4 and port 5 at the contact are pulled high by pull-up resistors when they are in the high-impedance state. The data lines from port 4 and port 5 at the AUDMUX are pure digital signals and are constantly driven. The combined TxDATA line, which is the logical AND of the SSI, port 4, and port 5's TxDATA lines, is used for port 6's TxDATA line.

The highlighted areas in Figure 12-10 show the transition time that occurs while a TxDATA line is being pulled high. In this example, this transition time is a maximum of half the period of the serial bit clock. This prevents corruption of the first data bit of the next timeslot. It is critical that the pull-up resistance is sufficient for the given bit clock frequency and system capacitance.

Hysteresis must be enabled at port 4's RxDATA contact and port 5's RxDATA contact to prevent the digital signals created by the contact from toggling rapidly during the pull-up period. The contacts typically require a transition within 25 ns unless hysteresis is enabled. Instead of using hysteresis, one could select

a pull-up resistor sufficiently high to pull-up the signal at the contact within 25 ns; however, that would result in a higher resistance value and higher current drain.



Figure 12-10. Example Using External Ports for Transmit Data in Consecutive Timeslots

Internal Network Mode Example 3

Figure 12-11 shows the case where SSI and port 4 are used with port 6 in internal network mode. Since port 4 is an external port, a pull-up resistor is required on the port 4 TxDATA contact. This example shows the timing associated with inserting empty timeslots after the timeslots have been used by external ports.



Figure 12-11. Block Diagram for Example 3

The resistance value of the pull-up resistor must be sufficiently high such that a logic 0 can be pulled up to logic 1 by the time that the next occupied timeslot occurs. This allows a much weaker pull-up to be used as compared to Example 2. The required resistance must be no larger than:

$$R_{max} = (4 \times n + 1) / (2 \times f_{bc} \times C)$$

where:

n is the number of bits per timeslot

f_{bc} is the frequency of the bit clock

C is the total system capacitance (ICs, board traces, and so on)

Figure 12-12 shows the timing diagram for this example. The clock and frame sync signals show the bit and frame timing for the serial bus. The vertical dashed lines divide the frame into four timeslots. In this example, empty timeslots are inserted after the timeslots have been used by external ports.

The data lines for the SSI and Port 4 are shown. The SSI transmits a logic 1 when its corresponding output enable is a logic 0. The data line from Port 4 at the contact is pulled high by a pull-up resistor when they are in the high-impedance state. The data line from Port 4 at the AUDMUX is a pure digital signal and is constantly driven. The combined TxDATA line, which is the logical AND of the SSI and Port 4's TxDATA lines, is used for Port 6's RxDATA line.

The highlighted areas in Figure 12-12 show the transition time that occurs while port 4's TxDATA line is being pulled high. In this example, this transition time is a maximum of two timeslots plus 1/2 the period of the serial bit clock. This prevents corruption of the first data bit of the next timeslot. It is critical that the pull-up resistance is sufficient for the given bit clock frequency and system capacitance.

Hysteresis must be enabled at port 4's RxDATA contact to prevent the digital signal created by the contact from toggling rapidly during the extended pull-up period. The contacts typically require a transition within 25 ns unless hysteresis is enabled.



Figure 12-12. Example Using External Ports for Transmit Data In Nonconsecutive Timeslots

12.4.2.1.3 CE Bus Network Mode

To support network mode with devices connected to CE bus, a special network mode has been added. In CE bus network mode (MODE[1:0] = 10), a 2 × 1 multiplexer is used to synchronously switch between two ports (that is, network slaves) as determined by a signal called ce_bus_dis, which is generated by the AUDMUX. CE bus network mode supports switching between two ports. One of the ports is the CE bus port (Port 7) and the other port is selected by RXDSEL[2:0]. In contrast to internal network mode, external ports do not require pull-up resistors, as the CE bus network mode logic switches data lines according to the timeslot timing.

ce_bus_dis Signal Generation

The AUDMUX uses clock and frame sync timing to generate the ce_bus_dis signal (and thus drive the synchronous multiplexer used in CE bus network mode). The CE bus controls a contiguous block of timeslots. In addition, each timeslot is controlled by one of the two ports. For example, Port 7 (CE bus) could transmit in timeslots 1-2 and Port 6 could transmit in timeslots 0 and 3.

If the CEN bit is set, the ce_bus_dis signal generation logic is enabled. Otherwise, the signal generation logic is disabled and the ce_bus_dis signal remains low.

The CNTLOW[7:0] field controls the number of bit clock periods for which the ce_bus_dis signal is held low. This establishes the length of the CE Bus port's timeslot(s).

The CNTHI[7:0] field controls the number of bit clock periods for which the ce_bus_dis signal is held high after frame sync detection. This establishes the number of bits between the frame sync detection and the start of the CE bus port's timeslot(s). The internal counter used to determine the deassertion of the ce_bus_dis signal is reset on every frame sync. This assures that the number of bit clock periods during which the ce_bus_dis signal is held high after the assertion of frame sync is always correct.

The Port 7 control register PTCR7 selects the frame sync used to generate the ce_bus_dis signal. If the SYN bit is set, then frame sync is determined by the TFSDIR and TFSEL[3:0] fields of PTCR7. If the SYN bit is clear (that is, Port 7 is 6-wire), then TxFS is determined by the TFSDIR and TFSEL[3:0] and the RxFS is determined by the RFSDIR and RFSEL[3:0] fields.

Similarly, the Port 7 control register PTCR7 determines the bit clock used for counting the low and high periods of the ce_bus_dis signal. If the SYN bit is set, then the bit clock is determined by the TCLKDIR and TCSEL[3:0] fields of PTCR7. If the SYN bit is clear (that is, Port 7 is 6-wire), then TxCLK is determined by the TCLKDIR and TCSEL[3:0] and the RxCLK is determined by RCLKDIR and RCSEL[3:0] fields of PTCR7.

The FSPOL and CLKPOL fields of the CNMCR determine the frame sync and bit clock polarities used for frame sync detection. Different scenarios with combinations of frame sync and bit clock polarities are shown in Figure 12-13, Figure 12-14, Figure 12-15, Figure 12-16, and Figure 12-17. For all these scenarios, CEN is set to 1. In RxD*n*_in, *n* can be any number from 1 and 6.

The CE bus network mode control register CNMCR is used to control the generation of the ce_bus_dis signal. See Section 12.3.3.6, "CE Bus Network Mode Control Register (CNMCR)," for complete details on the CNMCR.



Figure 12-13. ce_bus_dis Signal Timing for FSPOL=0, CLKPOL=0, CNTLOW=3, CNTHI=0



Figure 12-14. ce_bus_dis Signal Timing with FSPOL=0, CLKPOL=1, CNTLOW=0b11, CNTHI=0b11



Figure 12-15. ce_bus_dis Signal Timing with FSPOL=1, CLKPOL=0, CNTLOW=0b11, CNTHI=0



Figure 12-16. ce_bus_dis Signal Timing with FSPOL=1, CLKPOL=1, CNTLOW=0b11, CNTHI=0b11



Figure 12-17. ce_bus_dis Signal Timing with FSPOL=1, CLKPOL=1, CNTLOW=0b110, CNTHI=0

12.4.2.2 Transmit Data Output Enable Assertion

The TxDATA line from the internal network mode master (connected at any internal port) is put into the high-impedance state at the contact depending upon the assertion or negation of TxD_obe. Its corresponding output enable is generated by the network mode master.

In the case of an external network mode master (connected at an external port), the corresponding TxD_obe is always asserted after the port data register configuration.

12.4.2.3 Tx/Rx Switch and External Network Mode

External network mode is the traditional network mode connection. It is called external network mode to differentiate from the internal network mode. In external network mode, devices are connected to a single external port in a star or multi-drop configuration.

In network mode, there can be only one master (driving the frame sync and clock source) with the other devices configured in normal slave mode or network slave mode. Unlike internal network mode, both master-slave and slave-slave communication can take place in external network mode. CODEC devices transmit on a single timeslot while processor serial interfaces (that is, SSI) can process more than one timeslot of data while in network master or slave mode.

Figure 12-18 shows the Tx/Rx data switch. RxD_obe is the output buffer enable signal and RxD_out is the data transmit signal from the serial interface. The TxD_in signal is the receive data signal going towards the RXDSEL multiplexers of all ports.

D_TxRx is the data contact that serves as the chip-level transmit data contact when the TxRx switch is not enabled. D_RxTx is the data contact that serves as the chip-level receive data contact when the TxRx switch is not enabled. The roles of these contacts are reversed when the TxRx switch is enabled.

When TXRXEN is disabled (TXRXEN=0), RxD_out is routed to D_TxRx and D_RxTx is routed to TxD_in. The output buffer enable, selected by RXDSEL[2:0], is routed to Db_obe.

When the Tx/Rx switch is enabled (TXRXEN=1), RxD_out is routed to D_RxTx and D_TxRx is routed to TxD_in. The output buffer enable, selected by RXDSEL[2:0], is routed to Da_obe.

If the RXDSEL*n*[2:0] field for any port *n* is configured to select data from an internal port, the output buffer enable is selected by RXDSEL*n*[2:0] and is routed to Da*n*_obe / Db*n*_obe. In the case when the RXDSEL*n*[2:0] field for port *n* is configured to select data from an external port, the output buffer enable is always high and routed to Da*n*_obe / Db*n*_obe, depending on the TXRXEN*n* switch configuration.



Figure 12-18. Tx/Rx Switch

12.4.2.4 Timing Modes

The AUDMUX ports are constructed as 6-wire interfaces. However, they can be used either in synchronous or asynchronous modes as determined by the SYN bit.

12.4.2.4.1 Synchronous Mode (4-Wire Interface)

In synchronous mode, the port has a 4-wire interface (that is, RxD, TxD, TxCLK, TxFS). The receive data timing is determined by TxCLK and TxFS.

As shown in Figure 12-19, port *n* signals can be routed to port *m*, producing 6-wire to 4-wire port connectivity.

TFS_in, RFS_in, TCLK_in, and RCLK_in are the input frame sync and bit clocks from the serial interface (port *n*) with their corresponding output buffer enable signals (_obe). TFS_out, RFS_out, TCLK_out, and RCLK_out are the frame sync and bit clocks that are transmitted to the serial interface from the other ports.

The TFS_out and TCLK_out are selected at port *n* by the TFSEL and TCSEL multiplexer settings, respectively. RFS_out and RCLK_out are selected at port *n* by the RFSEL and RCSEL multiplexer settings, respectively. Similarly, in the external direction, port *m* is configured as a 4-wire port; TFSEL selects the FS_obe and FS_out signals. In this mode, the configuration of RFSEL and RCSEL is not used, since the RFS_out and RCLK_out contacts at port *m* are not available.



Figure 12-19. Frame Sync and Clock Routing When External Port Is 4-Wire

12.4.2.4.2 Asynchronous Mode (6-Wire Interface)

In asynchronous mode, the port has a 6-wire interface (including RxD, TxD, TxCLK, TxFS, RxCLK, and RxFS). This mode has additional receive clock (RxCLK) and frame sync (RxFS) signals as compared to the synchronous or 4-wire interface.

As shown in Figure 12-20 and Figure 12-18, port *n* signals can be routed to port *m*, producing 6-wire to 6-wire port connectivity.

TFS_in, RFS_in, TCLK_in, and RCLK_in are input frame sync and bit clocks from the serial interface (port *n*) with their corresponding output buffer enable signals (_obe). TFS_out, RFS_out, TCLK_out, and RCLK_out are the frame sync and bit clocks that are transmitted to the serial interface from the other ports.

TFS_out and TCLK_out are selected by the TFSEL and TCSEL multiplexer settings, respectively. RFS_out and RCLK_out are selected by the RFSEL and RCSEL multiplexer settings, respectively. Similarly, in the external direction, the TFSEL selects the TxFS_obe and TxFS_out signals and TCSEL selects the TxCLK_obe and TxClk_out signals. The RFSEL selects the RxFS_obe and RxFS_out signals and RCSEL selects the RxCLK_obe and RxCLK_out signals.

NOTE

Since FS_in and CLK_in from external interfaces are also routed to the TFSEL and TCSEL multiplexers of the external ports, respectively, these signals do not have corresponding buffer enable signals. Consequently, their corresponding inputs to the TFSEL and TCSEL multiplexer of the external ports have to be tied high.



Figure 12-20. Frame Sync Routing When External Port Is 6-Wire



Figure 12-21. Clock Routing When External Port Is 6-Wire

12.4.3 AUDMUX Default Configuration

The AUDMUX reverts back to its default settings following a reset. Section 12.4.3.1, "Default Port Configuration," and Section 12.4.3.2, "Default CE Bus Configuration" describes the default configuration of the ports and CE Bus, respectively.

12.4.3.1 Default Port Configuration

After a reset, each port defaults to normal mode (PDCR*n*[MODE] = 00) with synchronous timing mode (PTCR*n*[SYN] = 1) enabled.

The default port-to-port connections are as follows:

- Port 1 to Port 6
  - Port 6 provides the clock and frame sync.
- Port 2 to Port 5
  - Port 5 provides the clock and frame sync.
- Port 3 to Port 4
  - Port 4 provides the clock and frame sync.
- Port 7 to Port 7 (in data loopback mode)
  - Clock and frame syncs are inputs.

12.4.3.2 Default CE Bus Configuration

The default configuration of all the ports is to set the MODE field to normal mode (that is, no port selects CE Bus network mode). Correspondingly, the default configuration of the CEN field in the CNMCR is clear. To minimize AUDMUX setup for audio testing, the rest of the CNMCR fields default to the following configuration:

- FSPOL is set.
- CLKPOL is set.
- CNTHI is set to 16.
- CNTLOW is set to 16.

This configuration uses a frame sync that is logic high when asserted.

The clock is driven by the transmitter on the rising edge and is sampled by the receiver on the falling edge. The AUDMUX switches between devices on the rising edge; this provides a buffer of one-half clock period between the moment data is sampled and when the AUDMUX switches between devices. See Figure 12-16 for a timing diagram where FSPOL and CLKPOL are both set.

CNTHI and CNTLOW are set to 16 to allow CE Bus to drive data during timeslot 1 and the other device to drive data during timeslots 0, 2, …, N-1 where N is the number of timeslots used and each timeslot has 16 bits.

12.4.4 Connectivity Between Ports

Four basic types of connections are provided by the AUDMUX:

- Internal port to external port
- External port to external port
- Internal port to internal port
- Loopback

12.4.4.1 Internal Port to External Port Connectivity

The internal port is connected to a processor's serial interface. TxD_obe is the buffer enable signal from the serial interface, TxD_in is the input transmit data from the serial interface to the AUDMUX, and RxD_out is the receive data output from the AUDMUX to the serial interface.

RXDSEL[2:0] of the external port selects the buffer enable signal (TxD_obe) and transmit data output (TxD_out) signal from the TxD_obe and RxD_in signals. RXDSEL[2:0] is a common signal to both selection MUXes.

NOTE

Since buffer TxD_in signals from external interfaces do not have corresponding buffer enable signals, their buffer enable signals into the selection multiplexer are tied high. This ensures that selection of TxD_in, as RxD_out also drives the RxD_obe output high.

Transmit Data from the serial interface goes into the RXDSEL data multiplexer and comes out as RxD_out. RxD_out is routed to Da_TxRx when TXRXEN is disabled and to D_RxTx when TXRXEN is enabled. Similarly, D_RxTx is routed to TxD_in when TXRXEN is disabled and D_TxRx is routed to TxD_in when TXRXEN is enabled. The routing of frame syncs is shown in Figure 12-20 and the routing of interface clocks is shown in Figure 12-18.

If internal network mode is disabled, then RXDSEL selects the TxD_in, which is sent from the AUDMUX to the serial interface connected at port *n*. When the internal network mode is selected, RxD_out is constructed by ANDing selected TxD_in signals from the ports (as determined by INMMASK).

If there is more than one device attached to the external port at D_TxRx and D_RxTx and one of the devices is a network master, then following conditions must be observed:

1. When the external master is enabled in network mode, then the serial interface at port *n* must be configured as a slave (normal or network mode). No Tx/Rx switching is required.
2. When the external master is disabled and the serial interface at port *n* and other slave devices must communicate, then the serial interface at port *n* must be configured as a network mode master and the Tx/Rx switch at port *m* must be enabled (TXRXEN=1). This ensures that the transmit and receive paths are connected appropriately.

To communicate with more than one port, internal network mode can be enabled at port *n*. In internal network mode, it is possible to communicate with any device attached to the other ports. Internal network mode shall be enabled at the port that is the SSI network mode master.

It is also possible for a port to communicate with two (and only two) ports by enabling CE Bus network mode at Port *n*. It is then possible to communicate with any device attached to two enabled ports; one of which is Port 7 and the other is selected by RXDSEL*n*[2:0]. CE Bus network mode is enabled at the port that is the SSI network mode master.

12.4.4.2 External Port to External Port Connectivity

External ports can communicate with external ports directly. External ports can communicate together in the following ways:

1. Each port's receive logic is configured in normal mode (MODE = 00). Each port's RXDSEL[2:0] field is configured to select the other port's transmit data. Bit fields associated with clock/frame sync selection and direction are configured for each port. Either port can be the master.
2. One port is configured in internal network mode (MODE = 01). All desired data lines are combined by the AND gate as determined by INMMASK[7:0]. Since an external port is being used as the internal network mode master, all other devices on the same AUDMUX port as the internal network mode master must be disabled. This configuration can be used with a combination of internal and external ports. All external ports must have a pull-up resistor on its RxDATA pin. Bit fields associated with clock/frame sync selection and direction are configured for each port. Any port can be the master.
3. One port is configured in CE Bus network mode (MODE[0:1] = 10) to receive and/or transmit data from and to the CE Bus connected to Port 7 and one other port. The ce_bus_dis signal is generated by the AUDMUX depending upon the CNMCR register configuration. Bit fields associated with clock/frame sync selection and direction are configured for each port. Any of the three ports can be the master.

12.4.4.3 Internal Port to Internal Port Connectivity

Internal ports can communicate with other internal ports directly, thereby providing a means for synchronous interprocessor communication. Internal ports can communicate together in three ways:

1. Each port's receive logic is configured in normal mode (MODE = 00). Each port's RXDSEL[2:0] field is configured to select the other port's transmit data. Bit fields associated with clock/frame sync selection and direction are configured for each port. Either port can be the master.
2. One port is configured in internal network mode (MODE = 01). All desired data lines are combined by the AND gate as determined by INMMASK[7:0]. This configuration can be used with a combination of internal and external ports. All external ports must have a pull-up resistor on its RxDATA pin. Bit fields associated with clock/frame sync selection and direction are configured for each port. Any port can be the master.
3. One port is configured in CE Bus network mode (MODE[0:1] = 10) to receive and/or transmit data from and to the CE Bus connected at Port 7 and one other port. The ce_bus_dis signal is generated by the AUDMUX depending upon the CNMCR register configuration. Bit fields associated with clock/frame sync selection and direction are configured for each port. Any of the three ports can be the master.

12.4.4.4 Loopback Connectivity

AUDMUX ports can communicate with themselves in order to provide loopback functionality. Port *n* can route its TxDATA signal to its own RxD_out signal by setting RXDSEL*n*[2:0] to its own port number. This is supported by all ports in the AUDMUX.

In addition, ports can provide loopback support in internal network mode as well as CE Bus network mode. With internal network mode, the internal network mode master can loop its TxDATA signal (combined with those of other ports, if desired) back into its RxD_out signal. Port *n*'s INMMASK must be set such that bit (*n* - 1) is clear in order to enable the loopback.

With CE Bus network mode, the CE Bus network mode master can loop its TxDATA signal (combined with CE Bus's TxDATA) back into its RxD_in signal. RXDSEL*n*[2:0] must be set to select port *n*.

12.4.5 AUDMUX Clocking

This section provides information about AUDMUX clocking including clock inputs and the clock diagram.

12.4.5.1 AUDMUX Clock Inputs

The IP Bus read/write clock— peripheral clock—is an input to the AUDMUX. It is used for all AUDMUX register accesses. It is driven only when there is an AUDMUX access on the IP bus.

The AUDMUX uses the selected Tx/Rx bit clock to drive the synchronous switching of the CE Bus Network mode. Specifically, this clock is used to drive the ce_bus_dis signal generation logic. The bit clock used for this function can come from either internal serial interfaces or external codecs. The clock used for CE bus network mode is determined by PTCR7. See "ce_bus_dis Signal Generation" for more details of the clock selection for CE bus network mode.

12.4.5.2 AUDMUX Clock Diagram

Figure 12-22 shows the clocking used in the AUDMUX.



Figure 12-22. AUDMUX Clocking Scheme

12.4.5.3 Clocking Restrictions

Since the AUDMUX requires only peripheral clock, the AUDMUX places no restrictions on the bus frequency. All registers in the AUDMUX are control registers so their values do not change frequently. Their values are programmed when changing between use cases (not during use cases).

Chapter 13
ARM1136JF-S Interrupt Controller (AVIC)

The ARM1136JF-S interrupt controller (AVIC) is a 32-bit peripheral which collects interrupt requests from up to 64 sources and provides an interface to the ARM1136JF-S core. The simplified block diagram of the AVIC is shown in Figure 13-1.



Figure 13-1. AVIC Block Diagram

13.1 Overview

The AVIC includes hardware acceleration of normal interrupts. The AVIC also includes software controlled priority levels for normal interrupts. The following sections describe the operation and configuration of the AVIC.

13.1.1 Features

The AVIC performs the following functions:

- Supports up to 64 interrupt sources
- Supports fast and normal interrupts
- Selects normal or fast interrupt request for any interrupt source
- Supports hardware accelerated vectoring to service routines for all normal interrupts

- Indicates pending interrupt sources via a register for normal and fast interrupts
- Indicates highest priority interrupt number via register (can be used as a table index)
- Independently enable or disable any interrupt source
- Provides a mechanism for software to schedule an interrupt
- Provides integrated vector table for hardware acceleration of normal interrupt service routine entry
- Supports up to 16 software controlled priority levels for normal interrupts and priority masking
- Single-bit disabling of all normal interrupts and of all fast interrupts, used in enabling of secure operations

13.1.2 Modes of Operation

The interrupt controller consists of a set of control registers and associated logic to perform interrupt masking, priority support, and hardware acceleration of normal interrupts.

The interrupt source registers (INTSRCH / INTSRCL) are a pair of 32-bit status registers with a single interrupt source associated with each of the 64 bits. An interrupt line or set of interrupt lines are routed from each interrupt source to the INTSRCH or INTSRCL register. This allows up to 64 distinct interrupt sources in an implementation. Interrupt requests may be forced to be asserted by way of the interrupt force registers (INTFRCH / INTFRCL). Each bit in this register is logically “OR-ed” with the corresponding hardware request line prior to feeding the INTSRCH or INTSRCL register inputs.

There is a corresponding set of interrupt enable registers (INTENABLEH / INTENABLEL), also 32 bits wide, which allow individual bit masking of the INTSRCH / INTSRCL registers. There is also a corresponding set of interrupt type registers (INTTYPEH / INTTYPEL) which select whether an interrupt source will generate a normal or fast interrupt to the ARM1136JF-S core.

There is a corresponding set of normal interrupt pending registers (NIPNDH / NIPNDL) which indicate pending normal interrupt requests. These registers are equivalent to the logical AND of the interrupt source registers (INTSRCH / INTSRCL), the interrupt enable registers (INTENABLEH / INTENABLEL), and the NOT of the interrupt type registers (INTTYPEH / INTTYPEL) (see Figure 13-1). The NIPNDH / NIPNDL register bits are bit-wise “NOR-ed” together to form the nIRQ signal routed to the ARM1136JF-S core. This core input signal is maskable by the normal interrupt disable bit (I bit) in the processor status register (CPSR). The normal interrupt vector register (NIVECSR) indicates the vector index of highest priority pending normal interrupt.

There is a corresponding set of fast interrupt pending registers (FIPNDH / FIPNDL) which indicate pending fast interrupt requests. These registers are equivalent to the logical AND of the interrupt source registers (INTSRCH / INTSRCL), the interrupt enable registers (INTENABLEH / INTENABLEL), and the interrupt type registers (INTTYPEH / INTTYPEL) (see Figure 13-1). The FIPNDH/FIPNDL register bits are bit-wise “NOR-ed” together to form the nFIQ signal routed to the ARM1136JF-S core. This core input signal is maskable by the fast interrupt disable bit (F bit) in the CPSR. The fast interrupt vector register (FIVECSR) indicates the vector index of highest priority pending fast interrupt.

The AVIC includes hardware acceleration of normal interrupt service routine entry. If enabled and a normal interrupt occurs, the ARM1136JF-S core will use the integrated vector table and the ARM1136JF-S’s VIC interface to quickly jump to the interrupt service routine.

All interrupt controller registers are readable and writable in privileged mode only. Writes attempted to read-only registers are ignored. These registers can only be modified using 32-bit writes.

The INTFRCH/INTFRCL registers are provided for software generation of interrupts. By enabling interrupts for these bit positions, software can force an interrupt request. This register can also be used to debug hardware interrupt service routines by providing an alternate method of interrupt assertion.

The interrupt requests are prioritized in the following sequence:

1. Fast interrupt requests, in order of highest number
2. Normal interrupt requests, in order of highest priority level, then highest source number with the same priority

The AVIC provides 16 software controlled priority levels for normal interrupts. Every interrupt can be placed in any priority level. The AVIC also provides a normal interrupt priority level mask (NIMASK) which disables any interrupt with a priority level lower than or equal to the mask. If a level 0 normal interrupt and a level 1 normal interrupt are asserted at the same time, the level 1 normal interrupt is selected, assuming that NIMASK has not disabled level 1 normal interrupts. If two level 1 normal interrupts are asserted at the same time, the level 1 normal interrupt with the highest source number is selected, also assuming that NIMASK has not disabled level 1 normal interrupts.

13.2 Memory Map and Register Definition

The AVIC module has 26 registers. All of these registers are single-cycle access as the AVIC sits on the native bus of the ARM1136JF-S core. Section 13.2.3, “Register Descriptions,” provides the detailed descriptions for all of the AVIC registers.

13.2.1 Memory Map

Table 13-2 shows the AVIC memory map.

Table 13-2. AVIC Memory Map

Address	Register	Access	Reset Value	Section/Page
General Registers				
0x6800_0000 (INTCNTL)	Interrupt Control Register	R/W	0x0000_0000	13.2.3.1/13-9
0x6800_0004 (NIMASK)	Normal Interrupt Mask Register	R/W	0x0000_001F	13.2.3.2/13-11
0x6800_0008 (INTENNUM)	Interrupt Enable Number Register	R/W	0x0000_0000	13.2.3.3/13-12
0x6800_000C (INTDISNUM)	Interrupt Disable Number Register	R/W	0x0000_0000	13.2.3.4/13-13
0x6800_0010 (INTENABLEH)	Interrupt Enable Register High	R/W	0x0000_0000	13.2.3.5/13-14
0x6800_0014 (INTENABLEL	Interrupt Enable Register Low	R/W	0x0000_0000	13.2.3.5/13-14

Table 13-2. AVIC Memory Map (Continued)

Address	Register	Access	Reset Value	Section/Page
0x6800_0018 (INTTYPEH)	Interrupt Type Register High	R/W	0x0000_0000	13.2.3.6/13-15
0x6800_001C (INTTYPEL)	Interrupt Type Register Low	R/W	0x0000_0000	13.2.3.6/13-15
0x6800_0020 (NIPRIORITY7)	Normal Interrupt Priority Level Register 7	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_0024 (NIPRIORITY6)	Normal Interrupt Priority Level Register 6	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_0028 (NIPRIORITY5)	Normal Interrupt Priority Level Register 5	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_002C (NIPRIORITY4)	Normal Interrupt Priority Level Register 4	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_0030 (NIPRIORITY3)	Normal Interrupt Priority Level Register 3	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_0034 (NIPRIORITY2)	Normal Interrupt Priority Level Register 2	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_0038 (NIPRIORITY1)	Normal Interrupt Priority Level Register 1	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_003C (NIPRIORITY0)	Normal Interrupt Priority Level Register 0	R/W	0x0000_0000	13.2.3.7/13-17
0x6800_0040 (NIVECSR)	Normal Interrupt Vector and Status Register	Read-only	0xFFFF_FFFF	13.2.3.8/13-25
0x6800_0044 (FIVECSR)	Fast Interrupt Vector and Status Register	Read-only	0xFFFF_FFFF	13.2.3.9/13-26
0x6800_004C (INTSRCL)	Interrupt Source Register High	Read-only	0x0000_0000	13.2.3.10/13-27
0x6800_004C (INTSRCL)	Interrupt Source Register Low	Read-only	0x0000_0000	13.2.3.10/13-27
0x6800_0050 (INTFRCH)	Interrupt Force Register High	R/W	0x0000_0000	13.2.3.11/13-28
0x6800_0054 (INTFRCL)	Interrupt Force Register Low	R/W	0x0000_0000	13.2.3.11/13-28
0x6800_0058 (NIPNDH)	Normal Interrupt Pending Register High	Read-only	0x0000_0000	13.2.3.12/13-29
0x6800_005C (NIPNDL)	Normal Interrupt Pending Register High	Read-only	0x0000_0000	13.2.3.12/13-29
0x6800_0060 (FIPNDH)	Fast Interrupt Pending Register High	Read-only	0x0000_0000	13.2.3.13/13-31

Table 13-2. AVIC Memory Map (Continued)

Address	Register	Access	Reset Value	Section/Page
0x6800_0064 (FIPNDL)	Fast Interrupt Pending Register Low	Read-only	0x0000_0000	13.2.3.13/13-31
0x6800_0100 (VECTOR0) through 0x6800_01FC (VECTOR63)	Vector Register0 through Vector Register63	R/W	0x0000_0000	13.2.3.14/13-32

13.2.2 Register Summary

Figure 13-2 shows the key to the register fields and Table 13-3 shows the register figure conventions.



Figure 13-2. Key to Register Fields

Table 13-3. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 13-4 shows the AVIC register summary.

Table 13-4. AVIC Detailed Register Summary

Address		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x6800_0000 (INTCNTL)	R	0	0	0	0	0	0	ABFLAG	ABFEN	0	NIDIS	FIDIS	NIAD	FIAD	NM	0	0
	W							r/wfc									
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
0x6800_0004 (NIMASK)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	NIMASK				
	W																
0x6800_0008 (INTENNUM)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	ENNUM					
	W											slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
0x6800_000C (INTDISNUM)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	DISNUM					
	W											slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
0x6800_0010 (INTENABLEH)	R	INTENABLE[63:32]															
	W																
	R	INTENABLE[63:32]															
	W																
0x6800_0014 (INTENABLEL	R	INTENABLE[31:16]															
	W																
	R	INTENABLE[15:1]															
	W																
0x6800_0018 (INTTYPEH)	R	INTTYPE[63:32]															
	W																
	R	INTTYPE[63:32]															
	W																

Table 13-4. AVIC Detailed Register Summary (Continued)

Address		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
0x6800_001C (INTTYPEL)	R	INTTYPE[31:0]	
	W		
	R	INTTYPE[31:0]	
	W		
0x6800_0020 (NIPRIORITY7)	R	NIPR63	NIPR62 NIPR61 NIPR60
	W		
	R	NIPR59	NIPR58 NIPR57 NIPR56
	W		
0x6800_0024 (NIPRIORITY6)	R	NIPR55	NIPR54 NIPR53 NIPR52
	W		
	R	NIPR51	NIPR50 NIPR49 NIPR48
	W		
0x6800_0028 (NIPRIORITY5)	R	NIPR47	NIPR46 NIPR45 NIPR44
	W		
	R	NIPR43	NIPR42 NIPR41 NIPR40
	W		
0x6800_002C (NIPRIORITY4)	R	NIPR39	NIPR38 NIPR37 NIPR36
	W		
	R	NIPR35	NIPR34 NIPR33 NIPR32
	W		
0x6800_0030 (NIPRIORITY3)	R	NIPR31	NIPR30 NIPR29 NIPR28
	W		
	R	NIPR27	NIPR26 NIPR25 NIPR24
	W		
0x6800_0034 (NIPRIORITY2)	R	NIPR23	NIPR22 NIPR21 NIPR20
	W		
	R	NIPR19	NIPR18 NIPR17 NIPR16
	W		
0x6800_0038 (NIPRIORITY1)	R	NIPR15	NIPR14 NIPR13 NIPR12
	W		
	R	NIPR11	NIPR10 NIPR9 NIPR8
	W		

Table 13-4. AVIC Detailed Register Summary (Continued)

Address		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x6800_003C (NIPRIORITY0)	R	NIPR7 NIPR6 NIPR5 NIPR4
	W	
	R	NIPR3 NIPR2 NIPR1 NIPR0
	W	
0x6800_0040 (NIVECSR)	R	NIVECTOR
	W	
	R	NIPRILVL
	W	
0x6800_0044 (FIVECSR)	R	FIVECTOR[31:16]
	W	
	R	FIVECTOR[15:0]
	W	
0x6800_0048 (INTSRCH)	R	INTIN[63:32]
	W	
	R	INTIN[63:32]
	W	
0x6800_004C (INTSRCL)	R	INTIN[31:0]
	W	
	R	INTIN[31:0]
	W	
0x6800_0050 (INTFRCH)	R	FORCE[63:32]
	W	
	R	FORCE[63:32]
	W	
0x6800_0054 (INTFRCL)	R	FORCE[31:0]
	W	
	R	FORCE[31:0]
	W	
0x6800_0058 (NIPNDH)	R	NIPEND[63:32]
	W	
	R	NIPEND[63:32]
	W	

Table 13-4. AVIC Detailed Register Summary (Continued)

Address		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x6800_005C (NIPNDL)	R	NIPEND[31:0]															
	W																
	R	NIPEND[31:0]															
	W																
0x6800_0060 (FIPNDH)	R	FIPEND[63:32]															
	W																
	R	FIPEND[63:32]															
	W																
0x6800_0064 (FIPNDL)	R	FIPEND[31:0]															
	W																
	R	FIPEND[31:0]															
	W																
0x6800_0100 (VECTOR0)	R	VECTOR0															
	W																
	R	VECTOR0														0	0
	W																
...																	
0x6800_01FC (VECTOR63)	R	VECTOR63															
	W																
	R	VECTOR63														0	0
	W																

13.2.3 Register Descriptions

This section contains the detailed register descriptions for the AVIC registers.

13.2.3.1 Interrupt Control Register

The interrupt control register (INTCNTL), shown in Figure 13-3, controls the hardware acceleration done by the AVIC. Both normal interrupts and fast interrupts can be enabled to jump directly to the interrupt service routine.

This register is located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. This register can be only modified using 32-bit writes.

0x6800_0000 (INTCNTL) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	ABFLAG	ABFEN	0	NIDIS	FIDIS	NIAD	FIAD	NM	0	0
W							w1c									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-3. Interrupt Control (INTCNTL) Register

Table 13-5 provides field descriptions for the INTCNTL register.

Table 13-5. INTCNTL Register Field Descriptions

Field	Description
31–26	Reserved
25 ABFLAG	Core Arbitration Prioritization Risen Flag. This status bit indicates that the AVIC is asserting the avic_rise_arb signal to raise the priority level of the ARM core in the bus arbitration logic. This signal is directly tied to the avic_rise_arb output signal. When the ABFEN bit is cleared, this bit indicates the current value of the avic_rise_arb signal to the ARM core. This bit is set if the nFIQ is asserted and the FIAD bit is set, or if the nIRQ is asserted and the NIAD bit is set. When the ABFEN bit is set, this bit keeps the “1” until written to with a “1”. This bit remains set on both of the normal settings of the ABFLAG bit. 0 AVIC does not affect the bus arbitration priority levels 1 AVIC raises the ARM core priority level in bus arbitration logic.
24 ABFEN	ABFLAG Sticky Enable. This bit controls whether the ABFLAG bit is “sticky.” This allows the arbitration logic to keep the ARM core at the higher priority level until the ABFLAG bit is written. 0 ABFLAG bit is normal 1 ABFLAG bit is “sticky” and requires a write of “1” to clear the bit.
23	Reserved
22 NIDIS	Normal Interrupt Disable. This bit, when set, disables the generation of the normal interrupt signal. This bit is similar to the I bit of the ARM1136JF-S core. This bit, along with the FIDIS bit, is used to enable secure operations. 0 Does not affect the normal interrupt generation 1 Disable all normal interrupts
21 FIDIS	Fast Interrupt Disable. This bit, when set, disables the generation of the fast interrupt signal. This bit is similar to the F bit of the ARM1136JF-S core. This bit, along with the NIDIS bit, is used to enable secure operations. 0 Does not affect the fast interrupt generation 1 Disable all fast interrupts

Table 13-5. INTCNTL Register Field Descriptions (Continued)

Field	Description
20 NIAD	Normal Interrupt Arbiter Rise ARM Level. This bit, when asserted, increases the bus arbitration priority of the ARM core when the normal interrupt signal (nIRQ) is asserted. If an alternate master has ownership of the bus when a normal interrupt occurs, the bus will be given back to the processor core *after* the DMA device has completed its accesses. The NIAD bit does not affect alternate master accesses that are in progress. In order to prevent an alternate master from accessing the bus during an interrupt service routine, the interrupt flag should not be cleared until the end of the service routine. Another option is to use the ABFEN and ABFLAG bits. 0 Disregard the normal interrupt flag when evaluating bus requests 1 Normal interrupt flag increases the bus arbitration priority of the ARM core to decrease the latency of the interrupt service routine.
19 FIAD	Fast Interrupt Arbiter Rise ARM Level. This bit functions the same as the NIAD bit except for the fast interrupts (nFIQ). 0 Disregard the fast interrupt flag when evaluating bus requests 1 Fast interrupt flag increases the bus arbitration priority of the ARM core to decrease the latency of the interrupt service routine.
18 NM	Normal Interrupt Mode Control. Selects the hardware acceleration mode for normal interrupt. 0 AVIC will not accelerate nIRQ servicing, i.e. complete software control 1 Normal interrupt hardware acceleration enabled, i.e. enable VIC interface for Normal interrupts
17–0	Reserved

13.2.3.2 Normal Interrupt Mask Register

The normal interrupt mask (NIMASK) register, shown in Figure 13-4, controls the normal interrupt mask level. All normal interrupts with a priority level lower than or equal to the NIMASK will be disabled. The priority level of normal interrupts are determined by the normal interrupt priority level registers (NIPRIORITY7, NIPRIORITY6, NIPRIORITY5, NIPRIORITY4, NIPRIORITY3, NIPRIORITY2, NIPRIORITY1, and NIPRIORITY0). The reset state of this register does not disable any normal interrupts.

Writing all ones, or -1, to the NIMASK sets the normal interrupt mask to -1 which will not disable any normal interrupt priority levels.

This hardware mechanism can be used to create reentrant normal interrupt routines by disabling lower priority normal interrupts. See Section 13.3.8, “Writing Reentrant Normal Interrupt Routines,” for more details on the use of the NIMASK register.

This register is located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. This register can be only modified using 32-bit writes.

0x6800_0004 (NIMASK) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	NIMASK				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Figure 13-4. Normal Interrupt Mask (NIMASK) Register

Table 13-6 provides field descriptions of the NIMASK register.

Table 13-6. NIMASK Register Field Descriptions

Field	Description
31–5	Reserved
4–0 NIMASK	Normal Interrupt Mask. Controls normal interrupt mask level. All normal interrupts of priority level lower than or equal to the NIMASK will be disabled. -1 Do not disable any normal interrupts 0 Disable priority level 0 normal interrupts 1 Disable priority level 1 and lower normal interrupts ... 15 Disable all normal interrupts 16+ Do not disable any normal interrupts

13.2.3.3 Interrupt Enable Number Register

The interrupt enable number register (INTENNUM), shown in Figure 13-5, provides a hardware accelerated enabling of interrupts. Any write to this register will enable one interrupt source. If the 6 LSBs are equal to 000000, then interrupt source 0 is enabled; if the 6 LSBs equal 000001, then interrupt source 1 is enabled; and so forth. This register is decoded into a one-hot mask which will be logically OR-ed with the INTENABLEH / INTENABLEL register.

This hardware mechanism alleviates the need for an atomic read/modify/write sequence to enable an interrupt source. To enable interrupts 10 and 20, the software only needs to perform two writes to the AVIC: a write of 10 to the INTENNUM register, and a write of 20 to the INTENNUM register (the order of the writes is irrelevant).

This register is located on the ARM1136JF-S native bus, is accessible in 1 cycle, and can only be accessed in privileged mode. This register can only be modified using 32-bit writes. This register always reads back all 0s.

0x6800_0008 (INTENNUM) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W											ENNUM					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-5. Interrupt Enable Number (INTENNUM) Register

Table 13-7 provides field descriptions for the INTENNUM register.

Table 13-7. INTENNUM Register Field Descriptions

Field	Description
31–6	Reserved
5–0 ENNUM	Interrupt Enable Number. Writing to this register enables the interrupt source associated with this value. 0 Enable interrupt source 0 1 Enable interrupt source 1 ... 63 Enable interrupt source 63

13.2.3.4 Interrupt Disable Number Register

The interrupt disable number (INTDISNUM) register, shown in Table 13-6, provides a hardware accelerated disabling of interrupts. Any write to this register will disable one interrupt source. If the 6 LSBs are equal 000000, then interrupt source 0 is disabled; if the 6 LSBs equal 000001, then interrupt source 1 is disabled; and so forth. This register is decoded into a one hot mask which will be inverted and logically AND-ed with the INTENABLEH / INTENABLEL register.

This hardware mechanism alleviates the need for an atomic read/modify/write sequence to disable an interrupt source. To disable interrupts 10 and 20, the software need only preform two writes to the AVIC: first write 10 to INTDISNUM register, then write 20 to INTDISNUM register (the order of the writes is irrelevant).

This register is located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. This register can be only modified using 32-bit writes. This register will always read back all 0s.

0x6800_000C (INTDISNUM) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W											DISNUM					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-6. Interrupt Disable Number (INTDISNUM) Register

Table 13-8 provides field descriptions for the INTDISNUM register.

Table 13-8. INTDISNUM Register Field Descriptions

Field	Description
31–6	Reserved
5–0 DISNUM	Interrupt Disable Number. Writing to this register will disable the interrupt source associated with this value. 0 Disable interrupt source 0 1 Disable interrupt source 1 ... 63 Disable interrupt source 63

13.2.3.5 Interrupt Enable Registers

The interrupt enable register high (INTENABLEH) and the interrupt enable register low (INTENABLEL), shown in Figure 13-7 and Figure 13-8 respectively, are used to enable pending interrupt requests to the core. Each bit in this register corresponds to an interrupt source available in the system. The reset state of these registers are all interrupts masked.

This register can be updated by various methods: writing directly to the INTENABLEH / INTENABLEL registers, setting bits with the INTENNUM register, or clearing bits with the INTDISNUM register.

These registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. These registers can be only modified using 32-bit writes.

0x6800_0010 (INTENABLEH) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	INTENABLE[63:48]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	INTENABLE[47:32]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-7. Interrupt Enable Register High (INTENABLEH)

0x6800_0014 (INTENABLEL Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	INTENABLE[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	INTENABLE[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-8. Interrupt Enable Register Low (INTENABLEL)

Table 13-9 shows the INTENABLEH/L register field descriptions.

Table 13-9. INTENABLEH/L Register Field Descriptions

Field	Description
31–0 INTENABLEH 31–0 INTENABLEL	Interrupt Enable. This bit enables the corresponding interrupt source to request a normal interrupt or a fast interrupt. A reset operation clears this bit. If an enable bit is set and the corresponding interrupt source is asserted, the interrupt controller asserts a normal or a fast interrupt request depending on associated INTTYPEH / INTTYPEL setting. 0 Interrupt disabled 1 Interrupt enabled and will generate a normal or fast interrupt upon assertion

13.2.3.6 Interrupt Type Registers

The interrupt type register high (INTTYPEH) and the interrupt type register low (INTTYPEL), shown in Figure 13-9 and Figure 13-10 respectively, are used to select whether a pending interrupt source, when enabled with the INTENABLEH/INTENABLEL, will create a normal interrupt or a fast interrupt to the

core. Each bit in this register corresponds to an interrupt source available in the system. The reset state of these registers will cause all enabled interrupt sources to generate a normal interrupt.

These registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. These registers can be only modified using 32-bit writes.



Figure 13-9. Interrupt Type Register High (INTTYPEH)



Figure 13-10. Interrupt Type Register Low (INTTYPEL)

Table 13-10 provides field descriptions of the INTTYPEH and INTTYPEL registers.

Table 13-10. INTTYPEH/INTTYPEL Field Descriptions

Field	Description
31–0 INTTYPEH 31–0 INTTYPEL	Interrupt Type. This bit controls whether the corresponding interrupt source will request a normal interrupt or a fast interrupt. If a INTTYPE bit is set and the corresponding interrupt source is asserted, the interrupt controller will assert a fast interrupt request. 0 Interrupt source will generate a normal interrupt (nIRQ) 1 Interrupt source will generate a fast interrupt (nFIQ)

13.2.3.7 Normal Interrupt Priority Level Registers

The normal interrupt priority level registers (NIPRIORITY7, NIPRIORITY6, NIPRIORITY5, NIPRIORITY4, NIPRIORITY3, NIPRIORITY2, NIPRIORITY1, and NIPRIORITY0) are shown in Figure 13-11 through Figure 13-18. Table 13-11 through Table 13-18 provide field descriptions for these registers. The NIPRIORITY*n* registers provide a software controllable prioritization of normal interrupts. Normal interrupts with a higher priority level will preempt normal interrupts with a lower priority. The reset state of these registers forces all normal interrupts to the lowest priority level.

If a level 0 normal interrupt and a level 1 normal interrupt are asserted at the same time, the level 1 normal interrupt will be selected assuming that NIMASK has not disabled level 1 normal interrupts. If two level 1 normal interrupts are asserted at the same time, the level 1 normal interrupt with the highest source number will be selected, also assuming that NIMASK has not disabled level 1 normal interrupts.

These registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. These registers can be only modified using 32-bit writes.

0x6800_0020 (NIPRIORITY7) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR63				NIPR62				NIPR61				NIPR60			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR59				NIPR58				NIPR57				NIPR56			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-11. Normal Interrupt Priority Level 7 Register (NIPRIORITY7)

Table 13-11. NIPRIORITY7 Register Field Descriptions

Field	Description
31–28 NIPR63 27–24 NIPR62 23–20 NIPR61 19–16 NIPR60	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR59 11–8 NIPR58 7–4 NIPR57 3–0 NIPR56	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

0x6800_0024 (NIPRIORITY6) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR55				NIPR54				NIPR53				NIPR52			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR51				NIPR50				NIPR49				NIPR48			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-12. Normal Interrupt Priority Level 6 Register

Table 13-12. NIPRIORITY6 Register Field Descriptions

Field	Description
31–28 NIPR55 27–24 NIPR54 23–20 NIPR53 19–16 NIPR52	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR51 11–8 NIPR50 7–4 NIPR49 3–0 NIPR48	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

0x6800_0028 (NIPRIORITY5) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR47				NIPR46				NIPR45				NIPR44			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR43				NIPR42				NIPR41				NIPR40			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-13. Normal Interrupt Priority Level 5 Register

Table 13-13. NIPRIORITY5 Register Field Descriptions

Field	Description
31–28 NIPR47 27–24 NIPR46 23–20 NIPR45 19–16 NIPR44	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR43 11–8 NIPR42 7–4 NIPR41 3–0 NIPR40	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

0x6800_002C (NIPRIORITY4) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR39				NIPR38				NIPR37				NIPR36			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR35				NIPR34				NIPR33				NIPR32			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-14. Normal Interrupt Priority Level 4 Register

Table 13-14. NIPRIORITY4 Register Field Description

Field	Description
31–28 NIPR39 27–24 NIPR38 23–20 NIPR37 19–16 NIPR36	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR35 11–8 NIPR34 7–4 NIPR33 3–0 NIPR32	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

0x6800_0030 (NIPRIORITY3) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR31				NIPR30				NIPR29				NIPR28			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR27				NIPR26				NIPR25				NIPR24			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-15. Normal Interrupt Priority Level 4 Register

Table 13-15. NIPRIORITY3 Register Field Descriptions

Field	Description
31–28 NIPR31 27–24 NIPR30 23–20 NIPR29 19–16 NIPR28	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR27 11–8 NIPR26 7–4 NIPR25 3–0 NIPR24	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

0x6800_0034 (NIPRIORITY2) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR23				NIPR22				NIPR21				NIPR20			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR19				NIPR18				NIPR17				NIPR16			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-16. Normal Interrupt Priority Level 2 Register

Table 13-16. NIPRIORITY2 Register Field Descriptions

Field	Description
31–28 NIPR23 27–24 NIPR22 23–20 NIPR21 19–16 NIPR20	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR19 11–8 NIPR18 7–4 NIPR17 3–0 NIPR16	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

0x6800_0038 (NIPRIORITY1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR15				NIPR14				NIPR13				NIPR12			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR11				NIPR10				NIPR9				NIPR8			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-17. Normal Interrupt Priority Level 1 Register

Table 13-17. NIPRIORITY1 Register Field Descriptions

Field	Description
31–28 NIPR15 27–24 NIPR14 23–20 NIPR13 19–16 NIPR12	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR11 11–8 NIPR10 7–4 NIPR9 3–0 NIPR8	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

0x6800_003C (NIPRIORITY0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NIPR7				NIPR6				NIPR5				NIPR4			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	NIPR3				NIPR2				NIPR1				NIPR0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-18. Normal Interrupt Priority Level 0 Register

Table 13-18. NIPRIORITY0 Register Field Descriptions

Field	Description
31–28 NIPR7 27–24 NIPR6 23–20 NIPR5 19–16 NIPR4	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt
15–12 NIPR3 11–8 NIPR2 7–4 NIPR1 3–0 NIPR0	Normal Interrupt Priority Level. Selects the software controlled priority level for the associated normal interrupt source. These registers do not affect the prioritization of fast interrupt priorities. 0 Lowest priority normal interrupt ... 15 Highest priority normal interrupt

13.2.3.8 Normal Interrupt Vector and Status Register

The normal interrupt vector and status register (NIVECSR), shown in Figure 13-19, provides the priority of the highest pending normal interrupt and provides the vector index of the interrupt's service routine. This hardware mechanism replaces the previous necessity for core support of the FF1 command. This number can be directly used as an index into a vector table to select the highest pending normal interrupt source.

This read-only register is located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode.

0x6800_0040 (NIVECSR) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	NIVECTOR															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	NIPRILVL															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 13-19. Normal Interrupt Vector and Status Register (NIVECSR)

Table 13-19 provides field descriptions for the NIVECSR.

Table 13-19. NIVECSR Register Field Descriptions

Field	Description
31–16 NIVECTOR	Normal Interrupt Vector. Indicates vector index for the highest pending normal interrupt. -1 No normal interrupt request pending 0 Interrupt 0 highest priority pending normal interrupt 1 Interrupt 1 highest priority pending normal interrupt ... 63 Interrupt 63 highest priority pending normal interrupt 64+ (not -1)unused, will not occur
15–0 NIPRILVL	Normal Interrupt Priority Level. Indicates the priority level of the highest priority normal interrupt. This number can be written to the NIMASK to disable the current priority normal interrupts to build a reentrant normal interrupt system. -1 No normal interrupt request pending 0 Highest priority normal interrupt is level 0 1 Highest priority normal interrupt is level 1 ... 15 Highest priority normal interrupt is level 15 16+ (not -1)unused, will not occur

13.2.3.9 Fast Interrupt Vector and Status Register

The fast interrupt vector and status register (FIVECSR), shown in Figure 13-20, provides the vector index for the highest priority active fast interrupt's service routine (the higher the source number of the fast interrupt, the higher the priority level). This hardware mechanism replaces the previous necessity for core support of the FF1 command. This number can be directly used as an index into a vector table to select the highest pending fast interrupt source.

This read-only register is located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode.



Figure 13-20. Fast Interrupt Vector and Status Register (FIVECSR)

Table 13-20 provides a field description for the FIVECSR.

Table 13-20. FIVECSR Field Descriptions

Field	Description
31–0 FIVECTOR	Fast Interrupt Vector. Indicates vector index for the highest pending fast interrupt. -1 No fast interrupt request pending 0 Interrupt 0 highest pending fast interrupt 1 Interrupt 1 highest pending fast interrupt ... 63 Interrupt 63 highest pending fast interrupt 64+ (not -1)unused, will not occur

13.2.3.10 Interrupt Source Registers

The interrupt source register high (INTSRCH) and the interrupt source register low (INTSRCL), shown in Figure 13-21 and Figure 13-22 respectively, are each 32-bits wide. INTSRCH and INTSRCL reflect the status of all interrupt request inputs into the interrupt controller. Unused bit positions always read zero (no request pending). The state of this register out of reset is determined by the peripheral circuits generating the requests; normally, the requests would be inactive.

These read-only registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode.



Figure 13-21. Interrupt Source Register High (INTSRCH)

1 The state of the register out of reset is determined by the peripheral circuits generating the requests; normally, the requests would be inactive. This read-only register should be only accessed with 32-bit reads.

0x6800_004C (INTSRCL) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	INTIN[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	INTIN[15:0]															
W																
Reset [1]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-22. Interrupt Source Register Low (INTSRCL)

[1] The state of the register out of reset is determined by the peripheral circuits generating the requests; normally, the requests would be inactive. This read-only register should be only accessed with 32-bit reads.

Table 13-21 provides field descriptions for the INTSRCH and INTSRCL registers.

Table 13-21. INTSRCH/INTSRCL Field Descriptions

Field	Description
31–16 INTIN[63:48] INTIN[31:16] 15–0 INTIN[47:32] INTIN[15:0]	Interrupt Source. Indicates the state of the corresponding hardware interrupt source. 0 Interrupt source negated 1 Interrupt source asserted

13.2.3.11 Interrupt Force Registers

The interrupt force register high (INTFRCH) and the interrupt force register low (INTFRCL), shown in Figure 13-23 and Figure 13-24 respectively, are each 32-bits wide. The interrupt force registers allow for software generation of interrupts for each of the possible interrupt sources for functional or debug purposes. The system level design may reserve one or more sources for software purposes to allow software to self-schedule interrupts by forcing one or more of these “sources” in the appropriate interrupt force register(s).

These registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. These registers can be only modified using 32-bit writes.

0x6800_0050 (INTFRCH) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	FORCE[63:48]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	FORCE[47:32]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-23. interrupt Force Register High (INTFRCH)

0x6800_0054 (INTFRCL) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	FORCE[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	FORCE15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-24. interrupt Force Register Low (INTFRCL)

Table 13-22 provides field descriptions for the INTFRCH and INTFRCL registers.

Table 13-22. INTFRCH/INTFRCL Field Descriptions

Field	Description
31–16 FORCE[63:48] FORCE[31:16] 15–0 FORCE[47:32] FORCE[15:0]	Interrupt Source Force Request. Used to force a request for the corresponding interrupt source. 0 Standard interrupt operation 1 Interrupt forced asserted

13.2.3.12 Normal Interrupt Pending Register

The normal interrupt pending register high (NIPNDH) and the normal interrupt pending register low (NIPNDL), shown in Figure 13-25 and Figure 13-26 respectively, are 32-bit wide registers used to monitor the outputs of the enable and masking operations. These registers are actually only a set of buffers; therefore, the reset state of these registers are determined by the normal interrupt enable registers, the

interrupt mask register, and the interrupt source registers. The value reflected in these registers is unaffected by the value of the NIMASK register.

These read-only registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode.

0x6800_0058 (NIPNDH) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	INPEND[63:48]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	INPEND[47:32]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-25. Normal Interrupt Pending Register High (NIPNDH)

0x6800_005C (NIPNDL) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	INPEND[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	INPEND[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-26. Normal Interrupt Pending Register Low (NIPNDL)

Table 13-23 provides field descriptions for the NIPNDH and NIPNDL registers.

Table 13-23. NIPNDH/NIPNDL Field Descriptions

Field	Description
31–16 INPEND[63:48] INPEND[31:16] 15–0 INPEND[47:32] INPEND[15:0]	Normal Interrupt Pending Bit. If a normal interrupt enable bit is set and the corresponding interrupt source is asserted, the interrupt controller will assert a normal interrupt request. The normal interrupt pending bits reflect the interrupt input lines which are asserted and are currently enabled to generate a normal interrupt. 0 No normal interrupt request 1 Normal interrupt request pending

13.2.3.13 Fast Interrupt Pending Register

The fast interrupt pending register high (FIPNDH) and the fast interrupt pending register low (FIPNDL), shown in Figure 13-27 and Figure 13-28 respectively, are 32-bit wide registers used to monitor the outputs of the enable and masking operations. These registers are actually only a set of buffers; therefore, the reset state of these registers are determined by the fast interrupt enable registers, the interrupt mask register, and the interrupt source registers.

These read-only registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode.

0x6800_0060 (FIPNDH) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	FIPEND[63:48]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	FIPEND[47:32]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-27. Fast Interrupt Pending Register High (FIPNDH)

0x6800_0064 (FIPNDL) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	FIPEND[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	FIPEND[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-28. Fast Interrupt Pending Register Low (FIPNDL)

Table 13-24 provides field descriptions for the FIPNDH and FIPNDL registers.

Table 13-24. FIPNDH/FIPNDL Field Descriptions

Field	Description
31–16 FIPEND[63:48] FIPEND[31:16] 15–0 FIPEND[47:32] FIPEND[15:0]	Fast Interrupt Pending Bit. If a fast interrupt enable bit is set and the corresponding interrupt source is asserted, the interrupt controller will assert a fast interrupt request. The fast interrupt pending bits reflect the interrupt input lines which are asserted and are currently enabled to generate a fast interrupt. 0 No fast interrupt request 1 Fast interrupt request pending

13.2.3.14 AVIC Vector Registers

The AVIC vector registers (VECTOR0 through VECTOR63), shown in Figure 13-29, store the memory addresses where the interrupt service routine for the associated interrupt source is located. The vector registers are each 30 bits wide and can point to any memory location.

These registers are located on the ARM1136JF-S native bus, accessible in 1 cycle, and can only be accessed in privileged mode. These registers can be only modified using 32-bit writes.

0x6800_0100 (VECTOR0)
through
0x6800_01FC (VECTOR63)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	VECTOR[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	VECTOR[15:2]														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 13-29. AVIC Vector Registers (VECTOR0–Vector63)

Table 13-25 provides field descriptions for the VECTOR0–VECTOR63 registers.

Table 13-25. VECTOR0–VECTOR63 Field Descriptions

Field	Description
31–2 VECTOR0 through VECTOR63	AVIC Vector Registers. These control registers contain the address of the interrupt service routine for the associated interrupt source. These addresses are used to vector the ARM1136JF-S core to the interrupt service routine quickly. The two LSBs are always 0 because all interrupt service routines are WORD aligned.
1–0	Reserved

13.3 ARM1136JF-S Interrupt Controller Operation

13.3.1 ARM1136JF-S Prioritization of Exception Sources

The ARM1136JF-S core imposes the following priority among the various exceptions:

- Reset (highest priority)
- Data abort
- Fast interrupt
- Normal interrupt
- Prefetch abort
- Undefined instruction and SWI (lowest priority)

13.3.2 AVIC Prioritization of Interrupt Sources

The AVIC module prioritizes the various interrupt sources by source number where higher source numbers have higher priority. Fast interrupt always have higher priority over normal interrupts.

The interrupt requests are prioritized in the following sequence:

1. Fast interrupt requests, in order of highest source number
2. Normal interrupt requests, in order of highest priority level, then in order of highest source number with the same priority level

13.3.3 Assigning and Enabling Interrupt Sources

The interrupt controller provides for flexible assignment of any interrupt source to either of the two core interrupt request inputs. This is done by setting the appropriate bits in the INTENABLEH / INTENABLEL registers and the INTTYPEH / INTTYPEL registers. Usually, interrupt assignment is done once during system initialization and does not affect interrupt latency.

Interrupt assignment is the first of three steps required to enable an interrupt source, and this is done at chip integration. The second step is to program the source to generate interrupt requests. The final step is to enable the interrupt inputs in the core by clearing the normal interrupt disable (I) and/or the fast interrupt disable (F) bits in the program status register (CPSR).

13.3.4 Enabling Interrupts Sources

There are two methods of enabling or disabling interrupts in the AVIC. The first method is directly reading the INTENABLEH / INTENABLEL registers, logically OR or BIT CLEAR these registers with a generated masks, then writing back to the INTENABLEH / INTENABLEL registers.

The second method is performing an atomic write to the source number to INTENNUM register. The AVIC will decode this 6 bit register and enable one of the 64 interrupt sources. The AVIC will automatically generate a “one hot” enable mask and logically OR this mask to the correct INTENABLEH or INTENABLEL register. To disable interrupts is exactly the same except the source number is written to the INTDISNUM register.

13.3.5 Controlling Bus Arbitration With AVIC

The AVIC has some logic to raise the priority level of the ARM core when either a fast or normal interrupt occurs. When a fast interrupt occurs and the FIAD bit is set, the AVIC will assert the avic_rise_arb signal. When a normal interrupt occurs and the NIAD bit is set, the AVIC will assert the avic_rise_arb signal. This signal will raise the priority level of the ARM core, so that it has priority of all other alternate masters. This signal will not stop the current alternate master transfer instead will prevent/limit future bus arbitration away from the ARM core.

The AVIC includes some logic in the ABFLAG and ABFEN bits. The ABFLAG bit indicates the AVIC is currently asserted the avic_rise_arb signal to the bus arbitration logic. The ABFEN bit changes the ABFLAG from a read-only status bit to a “sticky” write-1-to-clear status bit.

13.3.6 The VIC Interface To The ARM1136JF-S Core

The AVIC utilizes the VIC interface of the ARM1136JF-S core to vector the processor quickly to the interrupt service routine. The interface consists of four controls which follow to the sequence:

1. The AVIC asserts IRQ to the ARM1136JF-S core.
2. The ARM1136JF-S acknowledges interrupt and requests the vector via the “arm_irq_ack” signal.
3. The AVIC latches the current vector source and selects an interrupt service routine vector to place on the “avic_irq_vector[31:2]” bus.
4. The AVIC then asserts the “avic_irq_addr_val” signal indicating that the “avic_irq_vector[31:2]” bus is stable.
5. The ARM1136JF-S captures the vector information and negates the “arm_irq_ack” signal
6. The AVIC then negates the “avic_irq_addr_val” signal.

13.3.7 VIC Interface and Fast Interrupts

The VIC interface of the ARm1136JF-S core does not support hardware acceleration of fast interrupts, therefore software must determine how to process the incoming fast interrupt requests. Below is a sample piece of assembly code which will read the FIVECSR register, then read the vector out of the VECTORx register, and then jump to the interrupt service routine.

```
ldr       r10, =0x6C000000              @ load AVIC base address
ldr       r9, [r10,#0x44]               @ read FIVECSR of AVIC
add       r10, r10, #100                @ move pointer to base of VECTOR table
ldr       r8, [r10,r9,lsl #2]           @ read FIQ vector from VECTOR table
bx        r8                            @ jump to FIQ service routine
```

13.3.8 Writing Reentrant Normal Interrupt Routines

The AVIC can be used to create a reentrant normal interrupt system. This enables preempting of lower priority level interrupts by higher priority level interrupts. This requires a small amount of software support and overhead.

1. Push the link register (LR_irq) on to the stack (SP_irq)

2. Push the saved status register (SPSR_irq) on to the stack
3. Read the current value of NIMASK and push this value on to the stack
4. Read current priority level via NIVECSR
5. Interrupts of the equal or lesser priority than the current priority level should be masked via the NIMASK register by writing value from NIVECSR
6. Clear the I bit in the ARM1136JF-S core via a MSR / MRS command sequence (now a higher priority normal interrupt can preempt a lower priority one)
   Also change the operating mode of the core to System Mode from IRQ mode
7. Push System Mode link register (LR) on to the stack (SP_user)
8. The traditional interrupt service routine is now included
9. Pop System Mode link register (LR) from the stack (SP_user)
10. Set I bit in the ARM1136JF-S core via a MSR / MRS command sequence (thus disabling all normal interrupts)
    Also change the operating mode of the core to IRQ Mode from System mode
11. Pop the original value of normal interrupt mask and write to the NIMASK register
12. The saved status register should be popped from the stack (SP_irq)
13. The link register should be popped from the stack into the PC
14. Return from nIRQ

NOTE: *Steps 1, 2, 13, and 14 are automatically done by most C compilers and are included for completeness.*

Chapter 14
Clock Controller Module (CCM)

14.1 Introduction

The CCM performs the following functions:

- Controls the system frequency
- Distributes clocks to various parts of the chip
- Controls the chip reset mechanism
- Provides advanced low-power management

14.1.1 Overview

The CCM contains four functional parts:

- Clock control and gating logic
- Reset control logic
- Boot control logic
- Low-power control logic

14.1.2 Features

The CCM includes these distinctive features:

- PLL with divide generation (DIVGEN) and PLL control
- Clock distributions—division of PLLs output clock and clock source selectors
- Reset controller—generates reset signals to the core and to the peripherals
- Boot controller—generates boot mode and boot address
- Power manager—controls power modes and minimize power consumption via techniques such as AWB, power gating, DPTC, and DVFS.

14.1.3 Modes of Operation

There are three modes of operation:

- Normal operation mode
- Low-power mode
- Debug mode

14.1.3.1 Normal Operating Mode

The normal operating mode is run mode. Clocks are generated by PLLs (or alternatively, PLLs can be bypassed).

14.1.3.2 Low-Power Modes

There are three system low-power modes:

- Wait
- Doze
- Stop

14.2 External Signal Description

Table 14-1 describes all signals that connect off chip.

Table 14-1. External Signal Properties

Name	Port	Function	I/O	Reset	Pull Up
OSC24M_XTAL	ipp_din_osc24m_xtal	OSC24M xtal input	I	—	—
OSC24M_EXTAL	ipp_din_osc24m_extal	OSC24M extal input	I	—	—
OSCAUDIO_XTAL	ipp_din_osc_audio_xtal	OSCAUDIO xtal input	I	—	—
OSCAUDIO_EXTAL	ipp_din_osc_audio_extal	OSCAUDIO extal input	I	—	—
CLK_MODE[1:0]	clk_mode	Clock mode input	I	—	—
BOOTIN[1:0]	ipp_boot_in	Boot mode pins	I	—	—
POR_B	ipp_por_reset_in_b	Power-on reset signal from external contact	I	—	Enabled
RESET_IN_B	ipp_reset_in_b	External reset signal. All modules are reset except for the PLL, FUSE, and CCM.	I	—	Enabled
PMIC_INT	ipp_pmic_rdy	PMIC ready signal, shows the PMIC voltage change is finished and the voltage is stable (this input needs to be configured before use).	I	—	—
EXT_ARMCLK	ipp_ind_clk_arm	Bypass arm clock input from the contact for function test.	I	—	—
CAPTURE/CSPI1_SS1	ipp_32k_muxed_in	Muxed input for 32 kHz clock while internal OSC24M is powered off.	I	—	—
CLKO	ipp_clko	CKO clockout pin. Because of pin limitations, configure the CLKO output frequency < 90 MHz.	O	0	—
VSTBY	ccm_vstby_pmic	IO signal to PMIC. Requests that the supply voltage change to state retention value	O	0	—

14.3 Memory Map and Register Definition

This section provides memory maps and detailed descriptions of all registers.

14.3.1 Memory Map

See the system memory map for the complete listing of memory map offset addresses. Table 14-2 shows the CCM memory map.

Table 14-2. CCM Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
General Registers				
0x0000 (CCMR)	Control Register (CCMR)	R/W	0x003C 0208	14.3.3.1/14-9
0x0004 (PDR0)	Post Divider Register 0 (PDR0)	R/W	0x0001_1000	14.3.3.2/14-11
0x0008 (PDR1)	Post Divider Register 1 (PDR1)	R/W	0x2000_0000	14.3.3.3/14-13
0x000C (PDR2)	Post Divider Register 2 (PDR2)	R/W	0x1202_0000	14.3.3.4/14-14
0x0010 (PDR3)	Post Divider Register 3 (PDR3)	R/W	0x4002_0202	14.3.3.5/14-15
0x0014 (PDR4)	Post Divider Register 4 (PDR4)	R/W	0x5107_0800	14.3.3.6/14-16
0x0018 (RCSR)	Reset Control and Source Register (RCSR)	R/W	0x0000_0000	14.3.3.7/14-17
0x001C (MPCTL)	Core PLL (MPLL) Control Register (MPCTL)	R/W	0x800B_2C01	14.3.3.8/14-21
0x0020 (PPCTL)	Peripheral PLL Control Register (PPCTL)	R/W	0x8003_1801	14.3.3.9/14-23
0x0024 (ACMR)	Audio Clock Mux Register (ACMR)	R/W	0x0925_0000	14.3.3.10/14-25
0x0028 (COSR)	Clock Out Source Register (COSR)	R/W	0x7D00_0020	14.3.3.11/14-27
0x002C (CGR0)	Clock Gating Registers (CGR0–CGR3)	R/W	0xFFFF_FFFF	14.3.3.12/14-29
0x0030 (CGR1)	Clock Gating Registers (CGR0–CGR3)	R/W	0xFFFF_FFFF	14.3.3.12/14-29
0x0034 (CGR2)	Clock Gating Registers (CGR0–CGR3)	R/W	0xFFFF_FFFF	14.3.3.12/14-29
0x0038 (CGR3)	Clock Gating Registers (CGR0–CGR3)	R/W	0xFFFF_FFFF	14.3.3.12/14-29
0x0040 (DCVR0)	DPTC Comparator Value Registers (DCVR0–DCVR3)	R/W	0x0000_0000	14.3.3.13/14-32
0x0044 (DCVR1)	DPTC Comparator Value Registers (DCVR0–DCVR3)	R/W	0x0000_0000	14.3.3.13/14-32
0x0048 (DCVR2)	DPTC Comparator Value Registers (DCVR0–DCVR3)	R/W	0x0000_0000	14.3.3.13/14-32
0x004C (DCVR3)	DPTC Comparator Value Registers (DCVR0–DCVR3)	R/W	0x0000_0000	14.3.3.13/14-32
0x0050 (LTR0)	Load Tracking Register 0 (LTR0)	R/W	0x0000_0000	14.3.3.14/14-33
0x0054 (LTR1)	Load Tracking Register 1 (LTR1)	R/W	0x0000_4040	14.3.3.15/14-34
0x0058 (LTR2)	Load Tracking Register 2 (LTR2)	R/W	0x0000_0000	14.3.3.16/14-35
0x005C (LTR3)	Load Tracking Register 3 (LTR3)	R/W	0x0000_0000	14.3.3.17/14-36
0x0060 (LTBR0)	Load Tracking Buffer Register 0 (LTBR0)	R/W	0x0000_0000	14.3.3.18/14-37

Table 14-2. CCM Memory Map (Continued)

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0064 (LTBR1)	Load Tracking Buffer Register 1 (LTBR1)	R/W	0x0000_0000	14.3.3.19/14-38
0x0068 (PMCR0)	Power Management Control Register 0 (PMCR0)	R/W	0x002C_9828	14.3.3.20/14-39
0x006C (PMCR1)	Power Management Control Register 1 (PMCR1)	R/W	0x0096_0000	14.3.3.21/14-41
0x0070 (PMCR2)	Power Management Control Register 2 (PMCR2)	R/W	0x0E00_0000	14.3.3.22/14-43

14.3.2 Register Summary

The conventions in Figure 14-1 and Table 14-3 serve as a key for the register summary and individual register diagrams.



Figure 14-1. Key to Register Fields

Table 14-3 provides a key for register figures and tables and the register summary.

Table 14-3. Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero (previously designated slfclr).
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 14-4 shows the CCM register summary table.

Table 14-4. CCM Registers Summary

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (CCMR)	R	0	WFI	STBY_EXIT_SRC	VSTBY	WBEN	0	0	0	VOL_RDY_CNT				ROMW		RAMW	
	W																
	R	LPM		0	0	0	0	UPE	0	0	0	0	0	MPE	0	0	0
	W																
0x0004 (PDR0)	R	0	0	0	0	0	PER_SEL	0	0	IPU_HND_BYP	0	HSP_PODF		CON_MUX_DIV			
	W																
	R	CKIL_SEL	CCM_PER_AHB			0	0	0	0	0	0	0	0	0	0	0	0
	W																
0x0008 (PDR1)	R	0	MSHC_DIV_PRE			MSHC_DIV						0	0	0	0	0	
	W																
	R	0	0	0	0	0	0	0	0	MSHC_M_U	0	0	0	0	0	0	
	W																
0x000C (PDR2)	R	0	0	SSI2_DIV_PRE			SSI1_DIV_PRE			0	0	CSI_DIV					
	W																
	R	0	0	SSI2_DIV						CSI_M_U	SSI_M_U	SSI1_DIV					
	W																
0x0010 (PDR3)	R	SPDIF_DIV_PRE		SPDIF_DIV							SPDIF_M_U	ESDHC3_DIV					
	W																
	R	0	UART_M_U	ESDHC2_DIV						0	ESDHC_M_U	ESDHC1_DIV					
	W																
0x0014 (PDR4)	R	NFC_DIV			USB_DIV							PER0_DIV					
	W																
	R	UART_DIV						USB_M_U	0	0	0	0	0	0	0	0	0
	W																

Table 14-4. CCM Registers Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0018 (RCSR)	R	BT_USB_SRC		BUS_WIDTH	PAGE_SIZE		MEM_CTRL		MEM_TYPE		BT_ECC	0	0	0	0	0	0
	W																
	R	0	NFC_16bit_SEL0	0	0	BOOT_REG		NFC_4K	NFC_FMS	GPF				RESETS			
	W																
0x001C (MPCTL)	R	BRMO	0	PD				MFD									
	W																
	R	0	0	MFI				MFN									
	W																
0x0020 (PPCTL)	R	BRMO	0	PD				MFD									
	W																
	R	0	0	MFI				MFN									
	W																
0x0024 (ACMR)	R	0	0	0	0	CKILH_PODF											
	W																
	R	ESAI_AUDIO_CLK_SEL				SPDIF_AUDIO_CLK_SEL				SSI1_AUDIO_CLK_SEL				SSI2_AUDIO_CLK_SEL			
	W																
0x0028 (COSR)	R	ASRC_AUDIO_PODF						0	ASRC_AUDIO_EN	SSI2_TX_SRC_SEL		SSI2_RX_SRC_SEL		SSI1_TX_SRC_SEL		SSI1_RX_SRC_SEL	
	W																
	R	CLKO_DIV						0	0	CKILH_CLKO	CLKO_DIV1	CLKO_EN	CLKOSEL				
	W																
0x002C (CGR0)	R	CG15		CG14		CG13		CG12		CG11		CG10		CG9		CG8	
	W																
	R	CG7		CG6		CG5		CG4		CG3		CG2		CG1		CG0	
	W																
0x0030 (CGR1)	R	CG15		CG14		CG13		CG12		CG11		CG10		CG9		CG8	
	W																
	R	CG7		CG6		CG5		CG4		CG3		CG2		CG1		CG0	
	W																

Table 14-4. CCM Registers Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0034 (CGR2)	R	CG15		CG14		CG13		CG12		CG11		CG10		CG9		CG8	
	W																
	R	CG7		CG6		CG5		CG4		CG3		CG2		CG1		CG0	
	W																
0x0038 (CGR3)	R	CG15		CG14		CG13		CG12		CG11		CG10		CG9		CG8	
	W																
	R	CG7		CG6		CG5		CG4		CG3		CG2		CG1		CG0	
	W																
0x0040 (DCVR0)	R	ULV										LLV					
	W																
	R	LLV				ELV										0	0
	W																
0x0044 (DCVR1)	R	ULV										LLV					
	W																
	R	LLV				ELV										0	0
	W																
0x0048 (DCVR2)	R	ULV										LLV					
	W																
	R	LLV				ELV										0	0
	W																
0x004C (DCVR3)	R	ULV										LLV					
	W																
	R	LLV				ELV										0	0
	W																
0x0050 (LTR0)	R	SIG D15	SIG D14	SIG D13	0	UPTHR						DNTHR					
	W																
	R	SID12	SIG D11	SIG D10	SIG D9	SIG D8	SIG D7	SIG D6	SIG D5	SIG D4	SIG D3	SIG D2	SIG D1	SIG D0	DIV3CK		0
	W																

Table 14-4. CCM Registers Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0054 (LTR1)	R	0	0	0	0	0	0	0	0	LT-BRSH	LT-BRSR	DNCNT					
	W																
	R	DNCNT		UPCNT								PNCTHR					
	W																
0x0058 (LTR2)	R	WSW15			WSW14			WSW13			WSW12			WSW11			WSW10
	W																
	R	WSW10		WSW9			0	0	EMAC								
	W																
0x005C (LTR3)	R	WSW8			WSW7			WSW6			WSW5			WSW4			WSW3
	W																
	R	WSW3		WSW2			WSW1			WSW0			0	0	0	0	0
	W																
0x0060 (LTBR0)	R	LTS7				LTS6				LTS5				LTS4			
	W																
	R	LTS3				LTS2				LTS1				LTS0			
	W																
0x0064 (LTBR1)	R	LTS15				LTS14				LTS13				LTS12			
	W																
	R	LTS11				LTS10				LTS9				LTS8			
	W																
0x0068 (PMCR0)	R	0	0	DVSUP		0	0	0	DVFS_UPD_FINISH	DVFEV	DVFIS	LBMI	LBFL	LBCF		PTVIS	DVFS_STARTT
	W																
	R	FS-VAIM	FSVAI		DPVCR	DPVV	WFIM	DRCE3	DRCE2	DRCE1	DRCE0	SCR	DVFEN	PTVAIM	PTVAI		DPTEN
	W																
0x006C (PMCR1)	R	0	0	0	CPFA_EMI	CPSPA_EMI				WBCN							
	W																
	R	0	0	0	CPSPA				0	0	CPFA	0	0	DVGP			
	W																

Table 14-4. CCM Registers Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0070 (PMCR2)	R	OSC_RDY_CNT										M1_GAS	M4_GAS	M3_GAS	IPU_GAS	OSC_AUDIO_DOWN	OSC24M_DOWN
	W																
	R	ref_counter_out											0	0	0	DVFS_REQ	DVFS_ACK
	W																

14.3.3 Register Descriptions

This section consists of register descriptions in base-address offset order. Each description includes a standard register diagram with an associated figure number.

14.3.3.1 Clock Control Module Register (CCMR)

Offset 0x0000 (CCMR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	WFI	STBY_EXIT_SRC	VSTBY	WBEN	0	0	0	VOL_RDY_CNT				ROMW		RAMW	
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	LPM		0	0	0	0	UPE	0	0	0	0	0	MPE	0	0	0
W																
Reset	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0

Figure 14-2. Clock Control Module Register (CCMR)

Table 14-5. CCMR Field Descriptions

Field	Description
31	Reserved
30 WFI	This bit is for-low power mode entry. If set, the ccm_int_holdoff asserts first to block the ARM interrupt before the low-power mode really begins. In a normal process, clearing this bit also clears the ccm_int_holdoff bit.

Table 14-5. CCMR Field Descriptions

Field	Description
29 STBY_EXIT_SRC	Power-ready detection by: 1 Voltage-ready counter CCMR[VOL_RDY_CNT] has finished. 0 Signal input PMIC_RDY=1 assertion. PMIC_RDY must be asserted by external PMIC after power is ready (default)]
28 VSTBY	VSTBY defines the state of the VSTBY output signal after the core enters a low-power state defined in the LPM field. The VSTBY output signal is used to notify an external PMIC to enter standby mode and/or reduce the core voltage to state-retention voltage. 0 No assertion of VSTBY in low-power state. 1 Assertion of VSTBY in low-power state
27 WBEN	ARM/EMI domain well bias enable bit. This bit enables the well biasing of modules in the ARM11P and EMI. Well biasing can be activated only after the core has entered standby mode and the max_halted signal is asserted. 1 Well Bias is enabled for ARM/EMI 0 Well Bias is disabled for ARM/EMI
26–24	Reserved
23–20 VOL_RDY_CNT	These four bits define the value of the counter that needs to wait for power-supply ready while exiting from state-retention mode. The counter is driven by the async CKIL (32 kHz) clock input.
19–18 ROMW	Wait-state control bit for the ARM ROM 00 0 wait states for both ARM and alternate masters. 01 0 wait states and 1 wait state for alternate masters. Not recommended for this device. 10 1 wait state for ARM and 0 wait states for alternate masters. Not recommended for this device. 11 1 wait state for both ARM and alternate masters.
17–16 RAMW	Wait-state control bits for the ARM RAM 00 0 wait states for both ARM and alternate masters. 01 Reserved 10 Reserved 11 Reserved
15–14 LPM	These bits define which low-power mode the device will enter when the WFI command is next executed by the core. 00 Run mode 01 Wait mode 10 Doze mode 11 Sleep mode
13–10	Reserved
9 UPE	Peripheral PLL (also denoted as PPLL) enable bit. This bit cannot be set when the selected clock source is disabled. 1 PPLL enabled 0 PPLL disabled
8–4	Reserved
3 MPE	Core PLL (also called MPLL) enable bit. 1 Core PLL enabled 0 Core PLL disabled CAUTION: The core PLL can only be disabled while the clock mode input signal CLK_MODE is 11, so that the PLL is bypassed and an external clock is used. Otherwise disabling the core PLL crashes the system.
2–0	Reserved

14.3.3.2 Post Divider Register 0 (PDR0)

Offset 0x0004 (PDR0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	PER_SEL	0	0	IPU_HND_BYP	0	HSP_PODF		CON_MUX_DIV			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CKIL_SEL	CCM_PER_AHB			0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-3. Post Divider Register 0 (PDR0)

Table 14-6. PDR0 Field Descriptions

Field	Description
31–27	Reserved
26 PER_SEL	This bits select the synch perclk source. See Figure 14-25. 0 Perclk from the AHB divided clock (default) 1 Perclk from the ARM high-frequency clock and synched with the AHB clk. **Note:** If this bit is set, PDR4[21:16] should be configured to divide the ARM clock to be lower than 1/2 the AHB clk frequency.
25–24	Reserved
23 IPU_HND_BYP	This bit controls the IPU handshake process bypass. 0 Bypass 1 Not bypass **Note:** If the IPU is not configured for frequency change handshake, IPU_HND_BYP should remain 0, or the frequency will not change.
22	Reserved.
21–20 HSP_PODF	These two bits define the HSP clock-divider value from the ARM clock. For an ARM clock at 532 MHz: 00 Divide by 4. HSP_clock is 133 Mhz. 01 Divide by 8. HSP_clock is 66.5 Mhz. 10 Divide by 3. HSP_clock is 178 Mhz. For an ARM clock at 400 MHz: 00 Divide by 3. HSP_clock is 133 Mhz. 01 Divide by 6. HSP_clock is 66.5 Mhz. 10 Divide by 3. HSP_clock is 133 Mhz.

Table 14-6. PDR0 Field Descriptions (Continued)

<table>
<tr><th>Field</th><th>Description</th></tr>
<tr><td>19–16
CON_MUX_DIV</td><td>These bits select the ARM and AHB frequencies and dividers. Settings not listed in the table are invalid. ARM Sel is the select signal for the ARM clock mux. See Figure 14-24 for more information.
<table>
<tr><th>Setting</th><th>ARM Clock</th><th>AHB Clock</th><th>ARM Divider</th><th>AHB Divider</th><th>ARM Sel</th></tr>
<tr><td>0000</td><td>532 MHz</td><td>133 MHz</td><td>1</td><td>4</td><td>0</td></tr>
<tr><td>0001</td><td>399 MHz</td><td>133 MHz</td><td>1</td><td>3</td><td>1</td></tr>
<tr><td>0010</td><td>266 MHz</td><td>133 MHz</td><td>2</td><td>2</td><td>0</td></tr>
<tr><td>0110</td><td>133 MHz</td><td>133 MHz</td><td>4</td><td>1</td><td>0</td></tr>
<tr><td>0111</td><td>665 MHz</td><td>133 MHz</td><td>1</td><td>5</td><td>0</td></tr>
<tr><td>1000</td><td>532 MHz</td><td>66.5 MHz</td><td>1</td><td>8</td><td>0</td></tr>
<tr><td>1001</td><td>399 MHz</td><td>66.5 MHz</td><td>1</td><td>6</td><td>1</td></tr>
<tr><td>1010</td><td>266 MHz</td><td>66.5 MHz</td><td>2</td><td>4</td><td>0</td></tr>
<tr><td>1110</td><td>133 MHz</td><td>66.5 MHz</td><td>4</td><td>2</td><td>0</td></tr>
</table></td></tr>
<tr><td>15
CKIL_SEL</td><td>Used to select the internal 32 kHz source. By default, the 32KHz source is from an external 24 MHz oscillator divided to 32 kHz. If there is a chip-connect muxed 32 kHz input, the 32 kHz source can be switched from 24 MHz divided to the muxed 32 kHz input. This enables the 24 MHz oscillator to be powered down in stop mode. See Figure 14-24 and Figure 14-26.
0 32 kHz source is from 24 MHz divided (default)
1 32 kHz source is from a muxed I/O input</td></tr>
<tr><td>14–12
CCM_PER_AHB</td><td>Controls the divider value from the AHB clock to per_clk. The divider value should be (CCM_PER_AHB[3:0] +1)
000 Divided by 1
001 Divided by 2 (default)
010 Divided by 3
...
111 Divided by 8</td></tr>
<tr><td>11–0</td><td>Reserved</td></tr>
</table>

14.3.3.3 Post Divider Register 1 (PDR1)

Offset 0x0008 (PDR1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MSHC_DIV_PRE			MSHC_DIV						0	0	0	0	0	0
W																
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	MSHC_M_U_	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-4. Post Divider Register 1 (PDR1)

Table 14-7. PDR1 Field Descriptions

Name	Description
31	Reserved
30–28 MSHC_DIV_PRE	These bits control the MSHC baud clock predivider value. The divide value should be (MSHC_DIV_PRE[2:0]+1). See Figure 14-25 for more information. 000 Reserved 001 Divide by 2 ... 111 Divide by 8
27–22 MSHC_DIV	These bits control the MSHC baud clk divider value. The divide value should be (MSHC_DIV[6:0]+1). 000000 Divide by 1 000001 Divide by 2 ... 111111 Divide by 64
21–8	Reserved.
7 MSHC_M_U	This bit controls the MSHC baud clk source 0 From peripheral PLL. (default) 1 From core PLL.
6–0	Reserved

14.3.3.4 Post Divider Register 2 (PDR2)

Offset 0x000C (PDR2) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	SSI2_DIV_PRE			SSI1_DIV_PRE			0	0	CSI_DIV					
W																
Reset	0	0	0	1	0	0	1	0	0	0	0	0	0	0	1	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	SSI2_DIV						CSI_ M_U	SSI_ M_U	SSI1_DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-5. Post Divider Register 2 (PDR2)

Table 14-8. PDR2 Field Descriptions

Name	Description
31–30	Reserved
29–27 SSI2_DIV_ PRE	These bits control the SSI2 baud clk pre-divider value. The divide value should be (SSI2_DIV_PRE[2:0]+1). See Figure 14-26. 000 Reserved 001 Divide by 2 ... 111 Divide by 8
26–24 SSI1_DIV_ PRE	These bits control the SSI1 baud clk pre-divider value. The divide value should be (SSI1_DIV_PRE[2:0]+1). 000 Reserved 001 Divide by 2 ... 111 Divide by 8
23–22	Reserved
21–16 CSI_DIV	These bits control the CSI baud clk divider value.The divide value is (CSI_DIV[5:0]+1) 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
15–14	Reserved
13–8 SSI2_DIV	These bits control the SSI2 baud clk value. The divider value is (SSI2_DIV[5:0] + 1). 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
7 CSI_M_U	This bit selects the CSI baud clock source. 0 From peripheral PLL 1 From core PLL

Table 14-8. PDR2 Field Descriptions (Continued)

Name	Description
6 SSI_M_U	This bit selects the SSI baud clock source. 0 From peripheral PLL 1 From core PLL
5–0 SSI1_DIV	These bits control the SSI1 baud divider. The divide value should be (SSI1_DIV[5:0]+1). 000000 Divide by 1 000001 Divide by 2 ... 111111 Divide by 64

14.3.3.5 Post Divider Register 3 (PDR3)

Offset 0x0010 (PDR3) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SPDIF_DIV_PRE				SPDIF_DIV					SPDIF_M_U	ESDHC3_DIV					
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	0	UART_M_U	ESDHC2_DIV						0	ESDHC_M_U	ESDHC1_DIV					
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0

Figure 14-6. Post Divider Register 3 (PDR3)

Table 14-9. PDR3 Field Descriptions

Name	Description
31–29 SPDIF_DIV_PRE	These bits control the SPDIF baud clk pre-divider value. The divide value should be (SPDIF_DIV_PRE[2:0]+1). See Figure 14-26. 000 Reserved 001 Divide by 2 ... 111 Divide by 8
28–23 SPDIF_DIV	These bits control the SPDIF baud clk divider value. The divide value should be (SPDIF_DIV[2:0]+1). 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
22 SPDIF_M_U	This bit selects the SPDIF baud clk source. 0 From peripheral PLL 1 From core PLL

Table 14-9. PDR3 Field Descriptions (Continued)

Name	Description
21–16 ESDHC3_DIV	These bits control the ESDHC3 baud clk divider value. The actual divider value is (ESDHC3_DIV[5:0]+1). 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
15	Reserved
14 UART_M_U	This bit selects the UART baud clock source. 0 From peripheral PLL 1 From core PLL
13–8 ESDHC2_DIV	These bits control the ESDHC3 baud clock divider value. The actual divider value is (ESDHC2_DIV[5:0]+1). 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
7	Reserved
6 ESDHC_M_U	This bit selects the ESDHC baud clock source. 0 From peripheral PLL (default) 1 From core PLL
5–0 ESDHC1_DIV	These bits control the ESDHC3 baud clock-divider value. The actual divider value is (ESDHC1_DIV[5:0]+1). 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64

14.3.3.6 Post Divider Register 4 (PDR4)

Offset 0x0014 (PDR4) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	NFC_DIV				USB_DIV				PER0_DIV							
Reset	0	1	0	1	0	0	0	1	0	0	0	0	0	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	UART_DIV						USB_ M_U	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

Figure 14-7. Post Divider Register 4 (PDR4)

Table 14-10. PDR4 Field Descriptions

Name	Description
31–28 NFC_DIV	These bits control the NFC clock-divider value. (default is divide by 6). The divide value should be (NFC_DIV[3:0]+1). See Figure 14-26. 0000 Divide by 1 0001 Divide by 2 ... 1111 Divide by 16
27–22 USB_DIV	These bits control the USB clock-divider value. The actual divider value is (USB_DIV[5:0]+1). 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
21–16 PER0_DIV	These bits control the divider for the synched PER clock (derived from the ARM core clock). The actual divider value is (PER0_DIV[5:0]+1) 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
15–10 UART_DIV	These bits control the UART baud clock-divider value. The actual divider value is (UART_DIV[5:0]+1) 000000 Divide by 1 000001 DIvide by 2 ... 111111 Divide by 64
9 USB_M_U	This bit selects the USB clock source. 0 From peripheral PLL (default) 1 From core PLL
8–0	Reserved

14.3.3.7 Reset Control and Source Register (RCSR)

Offset 0x0018 (RCSR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BT_USB_SRC		BUS_WIDTH	PAGE_SIZE		MEM_CTRL		MEM_TYPE		BT_ECC	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	NFC_16bit_SEL0	0	0	BOOT_REG		NFC_4K	NFC_FMS	GPF				RESTS			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-8. Reset Control and Source Register (RCSR)

Table 14-11. RCSR Field Descriptions

Name	Description
31–30 BT_USB_SRC	BT_USB_SRC. Read only bit. Represents the USB PHY selection boot mode. 00 Internal PHY used on USBOTG (UTMI PHY) 00 External PHY used on USBOTG (ULPI PHY) 10 Serial PHY used (ATLAS) 11 Serial PHY used (PHILIPS ISP1301)
29 BUS_WIDTH	This read-only bit shows the NAND bus width from the contact or fuse value. 0 8-bit width 1 16-bit width
28–27 PAGE_SIZE	These two read-only bits show the NAND flash page size from the contact or fuse value. 00 512 bytes 01 2 Kbytes 10 4 Kbytes, 128 bytes spare 11 4 Kbytes, 218 bytes spare
26–25 MEM_CTRL	These two bits show the boot memory type from the contact or fuse value. (read only) 00 WEIM 01 NAND flash 10 Reserved 11 SD/MMC

Table 14-11. RCSR Field Descriptions

Name	Description
24–23 MEM_TYPE	These read-only bits show the boot-memory type from the contact or fuse value. BT_MEM_CTL Boot Memory Control Type (memory device) 00 WEIM 01 NAND flash 10 ATA HDD 11 Expansion Device (SD/MMC, support high storage, EEPROMs. See BT_MEM_TYPE[1:0] settings for details). BT_MEM_TYPE Boot Memory Type. Interpreted by boot ROM software according to BT_MEM_CTL setting. Signals could also be interpreted by hardware to alter delays and timing in support of direct boot. If BT_MEM_CTL = WEIM then 00 NOR 01 Reserved 10 Samsung OneNAND 11 Reserved If BT_MEM_CTL = NAND Flash 00 3 address cycles 01 4 address cycles 10 5 address cycles 11 Reserved If BT_MEM_CTL = ATA HDD 00 CE-ATA HDD 01 P-ATA HDD 10 Reserved 11 Reserved If BT_MEM_CTL = Expansion Card Device 00 SD/MMC 01 Reserved 10 Serial ROM via I2C 11 Serial ROM via SPI
22 BT_ECC	Boot ECC value 0 4-bit ECC 1 8-bit ECC
21–15	Reserved
14 NFC_16bit_SEL0	This bit is configured by software to set the NAND Flash width. It should not be used while booting from NAND: nf8_boot_b and nf16_boot_b should both be high (negated). 0 8-bit width 1 16-bit width
13–12	Reserved
11–10 BOOT_REG	These two read-only bits show the boot mode as read from the BOOT_MODE[1:0] pins when the device comes out of reset. 00 Internal Boot 01 Function Test (including DTE mode) 10 External Boot 11 Boot Strap

Table 14-11. RCSR Field Descriptions

Name	Description
9 NFC_4K	This bit is used to configure the NAND Flash page size. It is defined by PAGE_SIZE while booting, and can be configured by software after booting up. 0 Not a 4-Kbyte page 1 4-Kbyte page If NFC_FMS and NFC_4K are both set, the page size is 4 Kbyte.
8 NFC_FMS	This bit is used to configure the NAND Flash page size. It is defined by PAGE_SIZE while booting, and can be configured by software after booting up. 0 Not a 2-Kbyte page 1 2-Kbyte page If NFC_FMS and NFC_4K are both set, the page size is 4 Kbytes.
7–4 GPF	General purpose flag bits. This bits are reset by the reset_in_por_b input pin. This bits can be used as warm-start parameters or for debug purposes. For example, the user can write a value to these bits before turning off the voltage. This value can then be used by the wake-up routine for wake-up scenario purposes.
3–0 REST	Reset status bits. Shows cause of most recent reset to the system. If the signals are released during the same CLK32 cycle (which also causes the assertion of the RESET_OUT signal), only the highest-priority event is registered by the REST field using the following priority order: • POR external reset signal • Qualified external reset signal • Watchdog signal • JTAG reset Otherwise, the last signal that is released is honored. 0000 POR external reset 0100 Qualified external reset 1000 Watchdog timeout 0010 JTAG reset

14.3.3.8 Core PLL (MPLL) Control Register (MPCTL)

This register controls the core PLL (also called MPLL).

Offset 0x001C (MPCTL) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BRMO	0	PD				MFD									
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	MFI				MFN									
W																
Reset	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	1

Figure 14-9. Core PLL (MPLL) Control Register (MPCTL)

The core PLL output frequency (F_{VCO}) is determined by Equation 14-1 below:

$$2 \times F_{ref} \times \frac{MF_I + \frac{MF_N}{MF_D}}{PD} = Fvco$$

MCU Core PLL Output Frequency ***Eqn. 14-1***

Where:

F_{ref}: Reference clock (input frequency) of MCU core PLL
MFx: Various multiplication factors, whose value is set using the MPCTL register (see the bit descriptions below)
PD: Pre-Divider factor, whose value is also set in the MPCTL register

NOTE

In Equation 14-1, the absolute value of MF_N/MF_D must be smaller than 1, and the MF part must not exceed 15.

Table 14-12. MPCTL Field Descriptions

Name	Description
31 BRMO	Binary Rate Multiplier (BRM) Order bit. Determines if the BRM is first or second order. The first-order BRM is used if the MF fractional part is between 1/10 and 9/10 or if MF_I > 13. Otherwise the second-order BRM is used. 1 BRM is second order. 0 BRM is first order.
30	Reserved

Table 14-12. MPCTL Field Descriptions (Continued)

Name	Description
29–26 PD	Predivider factor bits. Define the predivider factor (PD) applied to the PLL input frequency, as specified in Equation 14-1. PD is an integer between 1 and 16 (inclusive). The PD is selected to ensure that the resulting output frequency remains within the specified range. When a new value is written into PD bits, the PLL loses its lock; after a frequency lock time delay, the PLL relocks. 0000 1 0001 2 ... 1111 16
25–16 MFD	Multiplication factor denominator. Defines the denominator part of the BRM value for the MF, as specified in Equation 14-1. When a new value is written into the MFD bits, the PLL loses its lock; after a frequency lock time delay, the PLL relocks. 000000000 1 000000001 2 ... 1111111111 1024
15–14	Reserved
13–10 MFI	Multiplication factor, integer part. Defines the integer part of the BRM value for the MF. See Equation 14-2. The MFI is encoded so that MFI < 5 results in MFI = 5. When a new value is written into the MFI bits, the PLL loses its lock: after a frequency lock time delay, the PLL relocks. 0000–0101 5 0110 6 ... 1111 15
9–0 MFN	Multiplication factor numerator. Defines the numerator of the BRM value for the MF. See Equation 14-2. When a new value is written into the MFN bits, the PLL loses its lock; after a frequency lock time delay, the PLL relocks. This value is a 2's complements number. 0000000000 0 0000000001 1 ... 0111111111 511 1000000000 –512 ... 1111111111 –1

14.3.3.9 Peripheral PLL Control Register (PPCTL)

This register controls the peripheral PLL (also denoted PPLL).

Offset 0x0020 (PPCTL) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BRMO	0	PD						MFD							
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	MFI						MFN							
W																
Reset	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1

Figure 14-10. Peripheral PLL Control Register (PPCTL)

The peripheral PLL output frequency (F_{VCO}) is determined by Equation 14-2.

$$2 \times F_{ref} \times \frac{MF_I + \frac{MF_N}{MF_D}}{PD} = Fvco$$

Peripheral PLL Output Frequency ***Eqn. 14-2***

Where:

F_{ref}: Reference clock (input frequency) of PPLL
MFx: Various multiplication factors, whose value is set using the PPCTL register (see bit descriptions below)
PD: Predivider factor, whose value is also set in the PPCTL register

In Equation 14-2, the absolute value of MF_N/MF_D must be smaller than 1, and the MF part must not exceed 15.

Table 14-13. PPCTL Register Field Descriptions

Name	Description
31 BRMO	BRM Order bit. Determines if the BRM is first or second order. The first-order BRM is used if the MF fractional part is between 1/10 and 9/10. Otherwise, the second-order BRM is used. 1 BRM is second order. 0 BRM is first order.
30	Reserved.

Table 14-13. PPCTL Register Field Descriptions (Continued)

Name	Description
29–26 PD	Predivider factor bits. These bits define the predivider factor (PD) applied to the PLL input frequency, as specified in Equation 14-2. PD is an integer between 1and 16 (inclusive). The PD is selected to ensure that the resulting output frequency remains within the specified range. When a new value is written into PD bits, the PLL loses its lock; after a frequency-lock time-delay, the PLL relocks. 0000 1 0001 2 ... 1111 16
25–16 MFD	Multiplication factor denominator. These bits define the denominator part of the BRM value for the MF, as specified in Equation 14-2. When a new value is written into the MFD bits the PLL loses its lock, and after a frequency lock time delay the PLL relocks. 000000000 1 000000001 2 ... 1111111111 1024
15–14	Reserved
13–10 MFI	Multiplication factor, integer part. These bits define the integer part of the BRM value for the MF, as specified in Equation 14-2. The MFI is encoded so that MFI < 5 results in MFI = 5. When a new value is written into the MFI bits the PLL loses its lock, and after a frequency lock time delay the PLL relocks. 0000 - 0101 = 5 0110 6 ... 1111 15
9–0 MFN	Multiplication factor, numerator part. These bits define the numerator of the BRM value for the MF, as specified in Equation 14-2. When a new value is written into the MFN bits the PLL loses its lock, and after a frequency lock time delay, the PLL relocks. This value is a 2’s complements number. 0000000000 0 0000000001 1 ... 0111111111 511 1000000000 –512 ... 1111111111–1

14.3.3.10 Audio Clock Mux Register (ACMR)

Offset 0x0024 (ACMR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	CKILH_PODF											
W																
Reset	0	0	0	0	1	0	0	1	0	0	1	0	0	1	0	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ESAI_AUDIO_CLK_SEL				SPDIF_AUDIO_CLK_SEL				SSI1_AUDIO_CLK_SEL				SSI2_AUDIO_CLK_SEL			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-11. Audio Clock Mux Register (ACMR)

Table 14-14. ACMR Field Descriptions

Name	Description
31–28	Reserved
27-16 CKILH_PODF	Used to configure the EMI quick-refresh clock-divider value from 24 MHz oscillator input. The actual division is (CKILH_PODF[11:9]+1)x(CKILH_PODF[8:6]+1)x(CKILH_PODF[5:3]+1)x(CKILH_PODF[2:0]+1).
15–12 ESAI_AUDIO_CLK_SEL	Used to select the ESAI audio source from the CCM external 15 source and internal oscillator. 0000 select oscillator audio out 0001 select esai_ipp_do_sckt 0010 select esai_ipp_do_sckr 0011 select iomux_spdif_hckt_clk2 0100 ssi1_output_ssi_srck 0101 ssi1_output_ssi_stck 0110 ssi2_output_ssi_srck 0111 ssi2_output_ssi_stck 1000 ccm_output_osc_audio_out 1001 spdif_output_spdif_outclock 1010 spdif_output_spdif_srclk **Note:** Bit field values 1011through 1111 are reserved and will result in no clock source being selected.

Table 14-14. ACMR Field Descriptions (Continued)

Name	Description
11–8 SPDIF_AUDIO_CLK_SEL	These bits select the SPDIF audio source from external 14 source, internal oscillator, or CCM-generated clock. 0000 select ccm generated clk 0001 select osc audio out 0010 select esai_ipp_do_sckt 0011 select esai_ipp_do_sckr 0100 select iomux_spdif_hckt_clk2 0101 ssi1_output_ssi_srck 0110 ssi1_output_ssi_stck 0111 ssi2_output_ssi_srck 1000 ssi2_output_ssi_stck 1001 ccm_output_osc_audio_out 1010 spdif_output_spdif_outclock 1011 spdif_output_spdif_srclk **Note:** Bit fields values 1100 through 1111 are reserved and will result in no clock source being selected.
7–4 SSI1_AUDIO_CLK_SEL	These bits select the SSI1 audio source from external 14 source, internal oscillator, or CCM-generated clock. 0000 select ccm generated clk 0001 select osc audio out 0010 select esai_ipp_do_sckt 0011 select esai_ipp_do_sckr 0100 select iomux_spdif_hckt_clk2 0101 ssi1_output_ssi_srck 0110 ssi1_output_ssi_stck 0111 ssi2_output_ssi_srck 1000 ssi2_output_ssi_stck 1001 ccm_output_osc_audio_out 1010 spdif_output_spdif_outclock 1011 spdif_output_spdif_srclk **Note:** Bit field values 1100 through 1111 are reserved and will result in no clock source being selected.
3–0 SSI2_AUDIO_CLK_SEL	These bits select the SSI2 audio source from external 14 source, internal oscillator, or CCM-generated clock. 0000 select ccm generated clk 0001 select osc audio out 0010 select esai_ipp_do_sckt 0011 select esai_ipp_do_sckr 0100 select iomux_spdif_hckt_clk2 0101 ssi1_output_ssi_srck 0110 ssi1_output_ssi_stck 0111 ssi2_output_ssi_srck 1000 ssi2_output_ssi_stck 1001 ccm_output_osc_audio_out 1010 spdif_output_spdif_outclock 1011 spdif_output_spdif_srclk **Note:** Bit field values 1100 through 1111 are reserved and will result in no clock source being selected.

14.3.3.11 Clock Out Source Register (COSR)

Offset 0x0028 (COSR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ASRC_AUDIO_PODF						0	ASRC_AUDIO_EN	0	0	0	0	0	0	0	0
W																
Reset	0	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CLKO_DIV						0	0	CKILH_CLKO	CLKO_DIV1	CLKOEN	CLKOSEL				
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Figure 14-12. Clock Out Source Register (COSR)

Table 14-15. COSR Field Descriptions

Name	Description
31–26 ASRC_AUDIO_PODF	These six bits defined the divider value from osc audio (24.576 Mhz) to ASRC clock input. The divide value should be (ASRC_AUDIO_PODF[5:0]+1). 000000 Divide by 1 000001 Divide by 2 ... 111111 Divide by 64
25	Reserved
24 ASRC_AUDIO_EN	This bit enables or disables the ASRC clock from osc audio out. 0 Clock is disabled 1 Clock is enabled
23–16	Reserved
15–10 CLKO_DIV	These bits control the divider value for CLKO.The actual divider value should be (CLKO_DIV[5:0]+1). 000000 Divide by 1 ... 100100 Divide by 37 ... 111111 Divide by 64
9–8	Reserved
7 CKILH_CLKO	This bit controls the CKIL or CKILH output to the CLKO port as source of 4'b000. See Figure 14-24 for the CKILH source. 1 CKILH is the source of CLKO port 00000 0 CKIL is the source of CLKO port 00000. (default)
6 CLKO_DIV1	This bit controls the first divider value of the CLKO clock. 1 Divide by 2 0 Divide by 1

Table 14-15. COSR Field Descriptions (Continued)

Name	Description
5 CLKOEN	Clock output enable bit. 1 Clock output I/O pin is enabled 0 Clock output I/O pin disabled
4–0 CLKOSEL	These bits select which clock is to be reflected on the clock output CKO. See Figure 5-6 for more information. The default clock source frequency before the CLKO divider is 100 MHz/300 MHz/532 MHz. 00000 Async 32 kHz clock 00001 24 Mhz clock for PLL ref 00010 24.576 Mhz oscillator audio clock 00011 Reserved 00100 ppll_divgen output p75 port clock 00101 mpll_divgen output 1x port clock, should be 532 Mhz 00110 per_pll output clock, should be 300 Mhz in default 00111 ARM clock 01000 HCLK always 01001 ipg clk always 01010 Synched per clk root 01011 USB clock, should be 60 Mhz in default 01100 ESDHC1 clk root, should be 100 Mhz in default 01101 SSI1 clk root, should be 100 Mhz in default 01110 MLB memory clock, should be 266 Mhz in default 01111 MSHC baud clock 10000 MPLL lock flag 10001 CSI clk root, should be 100 Mhz in default. 10010 SPDIF clk root, should be 100 Mhz in default 10011 UART1 clk root, should be 100 Mhz in default 10100 ASRC audio input clock 10101 DPTC ref clk 1 from ref cir 10110 ARM core per clock 10111 NFC clock 11000 HSP clock 11001–11111Reserved

14.3.3.12 Clock Gating Registers (CGR0–CGR3)

Offset 0x002C (CGR0)
0x0030 (CGR1)
0x0034 (CGR2)
0x0038 (CGR3)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	CG15		CG14		CG13		CG12		CG11		CG10		CG9		CG8	
Reset	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	CG7		CG6		CG5		CG4		CG3		CG2		CG1		CG0	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 14-13. Clock Out Source Register (COSR)

Table 14-16. CGR0 - CGR3 Field Descriptions

Name	Description
31–30 CG15 … CG(i)[(2i+1): 2i]	The clock gating registers define the clock gating for power reduction of each clock (CG(i) bits). There are *n* CGR registers. The number of registers required is according to the number of peripherals (*n*) in the system. CG(i) bits These bits are used to turn on/off the clock to each module independently. The following list details the possible clock activity conditions for each module. 00 Clock is off during all modes. 01 Clock is on in run mode, but off in wait and doze modes 10 Clock is on in run and wait modes, but off in doze mode 11 Clock is on during all modes, except when PLL clock is off.

Note: Before writing 00 to these bits (shutting off the clock to the module), the module to which it is connected must first be stopped. If this is not done, the module's behavior can be adversely affected.

Table 14-17, Table 14-18, and Table 14-19 describe the mapping of modules and the CGR registers bits.

Table 14-17. CGR0 Registers Mapping

Module Name	CG(i) Bits Index
ASRC	0
ATA	1
AUDMUX	2
CAN1	3
CAN2	4

Table 14-17. CGR0 Registers Mapping (Continued)

Module Name	CG(i) Bits Index
CSPI1	5
CSPI2	6
ECT	7
EDIO	8
EMI	9
EPIT1	10
EPIT2	11
ESAI	12
ESDHC1	13
ESDHC2	14
ESDHC3	15

Table 14-18. CGR1 Registers Mapping

Module Name	CG(i) Bits Index
FEC	0
GPIO1	1
GPIO2	2
GPIO3	3
GPT	4
I2C1	5
I2C2	6
I2C3	7
IOMUXC	8
IPU	9
KPP	10
MLB	11
MSHC	12
OWIRE	13
PWM	14
RNGC	15

Table 14-19. CGR2 Registers Mapping

Module or Clock Name	CG(i) Bits Index
RTC	0
RTIC	1
SCC	2
SDMA	3
SPBA	4
SPDIF	5
SSI1	6
SSI2	7
UART1	8
UART2	9
UART3	10
USBOTG	11
WDOG	12
MAX	13(0x10)
RESERVED	14
ADMUX	15

Table 14-20. CCGR3 Register Mapping

Module or Clock Name	CG(i) Bits Index
CSI(IPU csi perclk)	0
IIM	1
GPU2D	2
Reserved	3–15

14.3.3.13 DPTC Comparator Value Registers (DCVR0–DCVR3)

Offset 0x0040 (DCVR0)
0x0044 (DCVR1)
0x0048 (DCVR2)
0x004C (DCVR3)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ULV										LLV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	LLV				ELV										0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-14. DPTC Comparator Value Register (DCVR0–DCVR3)

Table 14-21. DCVR0 - DCVR3 Field Descriptions

Name	Description
31–22 ULV	Upper Limit - value for the upper performance limit of the reference circuit clock counter.
21–12 LLV	Lower Limit - value for the lower performance limit of the reference circuit clock counter.
11–2 ELV	Emergency Limit - value for the lower performance limit of the reference circuit clock counter. This serves as an “emergency” lower limit, which indicates a critical value.
1–0	Reserved

Note: These registers contain relevant DPTC look-up table values.

14.3.3.14 Load Tracking Register 0 (LTR0)

Offset 0x0050 (LTR0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SIGD 15	SIGD 14	SIGD 13		UPTHR						DNTHR					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SIGD 12	SIGD 11	SIGD 10	SIGD 9	SIGD 8	SIGD 7	SIGD 6	SIGD 5	SIGD 4	SIGD 3	SIGD 2	SIGD 1	SIGD 0	DIV3CK		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-15. Load Tracking Register 0 (LTR0)

Table 14-22. LTR0 Field Descriptions

Name	Description
31–29 SIG15–SIG13	These bits define whether the dvfs_w_sig[15:0] signals are detected using level or edge detection. 1 Edge detection 0 Level detection
28	Reserved
27–22 UPTHR	Upper threshold for load tracking
21–16 DNTHR	Lower threshold for load tracking
15–3 SIGD*12-SIG0*	These bits define whether the dvfs_w_sig[15:0] signals are detected using level or edge detection. 1 Edge detection 0 Level detection
2–1 DIV3CK	Defines the division value of div_3_clk. The frequency of div_3_clk will affect the dvfs sample rate. 00 div_3_clk frequency is 1/2048 of the ARM clock 01 div_3_clk frequency is 1/8192 of the ARM clock 10 div_3_clk frequency is 1/32768 of the ARM clock 11 div_3_clk frequency is 1/131072 of the ARM clock
0	Reserved

14.3.3.15 Load Tracking Register 1 (LTR1)

Offset 0x0054 (LTR1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	LT-BRSH	LT-BRSR	DNCNT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DNCNT		UPCNT								PNCTHR					
W																
Reset	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 14-16. Load Tracking Register 1 (LTR1)

Table 14-23. LTR1 Field Descriptions

Name	Description
31–24	Reserved
23 LTBRSH	Load tracking buffer shift 0 Takes the original MSB of ld_add - ld_add[5:2] 1 Takes a shift of ld_add - ld_add[4:1]
22 LTBRSR	Load tracking buffer source 0 pre_ld_add 1 ld_add
21–14 DNCNT	These bits define the number of consecutive times the lower frequency threshold is undershot (that is, the effective frequency is lower than this threshold) to generate a dvfs_fdw signal. This signal causes a decrease of the system frequency. 00000001 2 00000010 3 ... The value 00000000 is not allowed.
13–6 UPCNT	These bits define the number of consecutive times the upper frequency threshold must be exceeded (threshold overcomes) to generate a dvfs_fup signal. This signal causes an increase of the system frequency. 00000001 2 00000010 3 ... The value 00000000 is not allowed.
5–0 PNCTHR	These bits define the panic-mode level threshold for load tracking.

14.3.3.16 Load Tracking Register 2 (LTR2)

Offset 0x0058 (LTR2) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	WSW15				WSW14				WSW13				WSW12			WSW11				WSW10
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	WSW10			WSW9			0	0	EMAC							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-17. Load Tracking Register 2 (LTR2)

Table 14-24. LTR2 Field Descriptions

Name	Description
31–29 WSW15	These bit fields (each one in turn) define the weight of each of the general purpose load tracking signals (dvfs_w_sig[15:9]). The total CPU load as a result of the dvfs_w_sig signal is defined as a sum of each of the individual signal's dvfs_w_sig[n] value multiplied by its weight, as defined by the corresponding WSWn bit field. .
28–26 WSW14	
25–23 WSW13	
22–20 WSW12	
19–17 WSW11	
16–14 WSW10	
13–11 WSW9	
10–9	Reserved
8–0 EMAC	These bits define the EMA configuration.

14.3.3.17 Load Tracking Register 3 (LTR3)

Offset 0x005C (LTR3) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	WSW8				WSW7				WSW6				WSW5			WSW4	WSW3
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	WSW3			WSW2			WSW1		WSW0			0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-18. Load Tracking Register 3 (LTR3)

Table 14-25. LTR3 Field Descriptions

Name	Description
31–29 WSW8	These bit fields (each one in turn) define the weight of each of the general purpose load tracking signals (dvfs_w_sig[8:0]). The total CPU load as a result of the dvfs_w_sig signal is defined as a sum of each of the individual signal's dvfs_w_sig[n] value multiplied by its weight, as defined by the corresponding WSWn bit field.
28–26 WSW7	
25–23 WSW6	
22–20 WSW5	
19–17 WSW4	
16–14 WSW3	
13–11 WSW2	
10–8 WSW1	
7–5 WSW0	
4-0	Reserved

14.3.3.18 Load Tracking Buffer Register 0 (LTBR0)

Offset 0x0060 (LTBR0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	LTS7				LTS6				LTS5				LTS4			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	LTS3				LTS2				LTS1				LTS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-19. Load Tracking Buffer Register 0 (LTBR0)

Table 14-26. LTBR0 Field Descriptions

Name	Description
31–28, LTS7	These bits contain data of the last 8 samples of load tracking.
27–24, LTS6	
23–20, LTS5	
19–16, LTS4	
15–12, LTS3	
11–8, LTS2	
7–4, LTS1	
3–0, LTS0	

14.3.3.19 Load Tracking Buffer Register 1 (LTBR1)

Offset 0x0064 (LTBR1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	LTS15				LTS14				LTS13				LTS12			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	LTS11				LTS10				LTS9				LTS8			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-20. Load Tracking Buffer Register 1 (LTBR1)

Table 14-27. LTBR1 Field Descriptions

Name	Description
31–28 LTS15	These bits contain data of the first 8 samples of load tracking.
27–24 LTS14	
23–20 LTS13	
19–16 LTS12	
15–12 LTS11	
11–8 LTS10	
7–4 LTS9	
3–0 LTS8	

14.3.3.20 Power Management Control Register 0 (PMCR0)

Offset 0x0068 (PMCR0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R			DVSUP					DVFS_UPD_FINISH	DVFEV	DVFIS	LBMI	LBFL	LBCF		PTVIS	DVFS_START
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	FS-VAIM	FSVAI		DPVCR	DPVV	WFIM	DRCE3	DRCE2	DRCE1	DRCE0	SCR	DVFEN	PTVAIM	PTVAI		DPTEN
W																
Reset	1	0	0	1	1	0	0	0	0	0	1	0	1	0	0	0

Figure 14-21. Power Management Control Register 0 (PMCR0)

Table 14-28. PMCR0 Field Descriptions

Name	Description
31–30	Reserved
29–28 DVSUP	Two bit define the voltage level. 00 DVS0=0 DVS1=0 - highest frequency/voltage level 01 DVS0=0 DVS1=1 10 DVS0=1 DVS1=0 11 DVS0=1 DVS1=1 - lowest frequency/voltage level
27–25	Reserved
24 DVFS_UPD_FINISH	This bit shows DVFS UPDATE finish by software 0 Not finished 1 Finished
23 DVFEV	Always trigger a DVFS event (interrupt or DMA reguest) 0 Do not always trigger a DVFS event 1 Alway trigger a DVFS event
22 DVFIS	DVFS Interrupt select. These bits define destination of DVFS interrupts. 1 Core interrupt will be generated for DVFS events. 0 SDMA interrupt will be generated for DVFS events.
21 LBMI	Load buffer full mask interrupt. This bit masks the generation of this interrupt. 1 Load buffer full interrupt is masked. 0 Load buffer full interrupt is enabled.
20 LBFL	Load buffer full status bit. This bit indicates that log buffer registers are full. An interrupt is generated if LBMI bit is set to 0. Software can write only 0 in to this bit. 1 Load buffer is full. 0 Load buffer is not full.

Table 14-28. PMCR0 Field Descriptions (Continued)

Name	Description
19–18 LBCF	DVFS load buffer programmable size 00 Load buffer size is 4 01 Load buffer size is 8 10 Load buffer size is 12 11 Load buffer size is 16
17 PTVIS	DPTC Interrupt select. These bits define destination of DPTC interrupts. 1 Core interrupts will be generated for DPTC events 0 SDMA interrupts will be generated for DPTC events.
16 DVFS_START	DVFS update start bit, configured by software. Assertion shows update is ongoing. 0 DVFS freq/vol update has not started 1 DVFS freq/vol update is ongoing.
15 FSVAIM	DVFS Frequency adjustment interrupt mask. This bit masks the DVFS frequency adjustment interrupt. FSVAI status bits will be still asserted in relevant cases. 1 interrupt is masked. 0 interrupt is enabled.
14–13 FSVAI[1:0]	FSVAI DVFS Frequency adjustment interrupt. These status bits indicate that the system frequency should be changed. 00 No interrupt 01 Frequency should be increased. Low priority interrupt. Interrupt is asserted, if FSVAIM=0. Interrupt is masked if DVLV = 00 (highest frequency). 10 Frequency should be decreased. Interrupt is asserted, if FSVAIM = 0. Interrupt is masked if DVLV = 11 (lowest frequency). 11 Frequency should be increased immediately. High priority interrupt. Interrupt is asserted, if FSVAIM = 0. Interrupt is masked if DVLV = 00 (highest frequency).
12 DPVCR	DPTC voltage change request 0 Disabled 1 Enabled
11 DPVV	DPTC voltage valid edge detect. Can be updated by SW. If written by SW, it's possible to assert it only after DPVCR is asserted. 0 Voltage is not valid 1 Received a voltage valid acknowledge
10 WFIM	DVFS Wait for Interrupt mask bit 0 Wait for interrupt not masked 1 Wait for interrupt masked.
9 DRCE3	DPTC reference circuit3 enable bit. This bit defines if reference circuit3 is enabled during DPTC operation. 1 DPTC reference circuit3 enabled. 0 DPTC reference circuit3 disabled.
8 DRCE2	DPTC reference circuit2 enable bit. This bit defines if reference circuit2 is enabled during DPTC operation. 1 DPTC reference circuit2 enabled. 0 DPTC reference circuit2 disabled.
7 DRCE1	DPTC reference circuit1 enable bit. This bit defines if reference circuit1 is enabled during DPTC operation. 1 DPTC reference circuit1 enabled. 0 DPTC reference circuit1 disabled.
6 DRCE0	DPTC reference circuit0 enable bits. This bit defines if reference circuit0 is enabled during DPTC operation. 1 DPTC reference circuit0 enabled. 0 DPTC reference circuit0 disabled.

Table 14-28. PMCR0 Field Descriptions (Continued)

Name	Description
5 SCR	DPTC counting range. This bit determines the number of system clocks during which the reference circuits remain active (and their output signals are counted). 1 512 system clock count 0 256 system clock count
4 DVFEN	DVFS enable. This bit enables the DVFS block. 1 DVFS enabled 0 DVFS disabled **Note:** There must be at least three div_3_clk cycles between disable and enable.
3 PTVAIM	DPTC Voltage adjustment interrupt mask. This bit masks the DPTC voltage adjustment interrupt. PTVAI status bits will be still asserted in relevant case. 1 interrupt is masked 0 interrupt is enabled
2–1 PTVAI[1:0]	DPTC Voltage adjustment interrupt. These status bits indicate that the supply voltage should be changed. 00 No interrupt 01 Voltage should be decreased. Interrupt is asserted, if PTVAIM=0 10 Voltage should be increased. Low priority interrupt. Interrupt is asserted, if PTVAIM=0 11 Voltage should be increased immediately. High priority interrupt. Interrupt is asserted, if PTVAIM=0
0 DPTEN	DPTC enable. This bit enables the DPTC block and starts the reference circuit clock counting and compares this to look-up table values. 1 DPTC enabled. 0 DPTC disabled.

14.3.3.21 Power Management Control Register 1 (PMCR1)

Offset 0x006C (PMCR1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	CPFA_EMI	CPSPA_EMI				WBCN							
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	1	1	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	CPSPA				0	0	CPFA	0	0	DVGP			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-22. Power Management Control Register 1 (PMCR1)

Table 14-29. PMCR1 Field Descriptions

Name	Description
31–29	Reserved
28 CPFA_EMI	EMI Well Bias Frequency Adjust. 0 The free-running osc is set to reduced mode (Frequency is reduced to approximately 0.75 times the full frequency. (default) 1 The free-running osc is set to full mode.
27–24 CPSPA_EM	The four bits control the Back Bias level of NWELL(SPA[1:0]) and the PWELL(SPA[3:2]). SPA[1:0]: 00 Increased Back Bias applied to the Nwells appropriate value when system voltage is set at 1.0 V or less. 01 Moderate Back Bias applied to the Nwells appropriate value when system voltage is set at 1.1 V or less 10 Decreased Back Bias applied to the Nwells appropriate value when system voltage is set at 1.2 V or less. 11 Minimum Back Bias applied to the Nwells appropriate value when system voltage is set at 1.2 V or less. SPA[3:2]: 00 Increased Back Bias applied to the Pwells appropriate value when system voltage is set at 1.0 V or less. 01 Moderate Back Bias applied to the Pwells appropriate value when system voltage is set at 1.1 V or less 10 Decreased Back Bias applied to the Pwells appropriate value when system voltage is set at 1.2 V or less. 11 Minimum Back Bias applied to the Pwells appropriate value when system voltage is set at 1.2 V or less.
23–16 WBCN	Well Blas counter. This field defines the CKIL (32 MHz) counter value which specifies the wait time before forbidden (fbd) is asserted during exit from well bias mode. According to well bias specifications, fbd asserts at least 5 ms of wbcp_en negated, The default WBCN is 150 CKIL cycles.
15–13	Reserved
12–9 CPSPA	These bits control the ARM Back Bias level of NWELL(SPA[1:0]) and the PWELL(SPA[3:2]). SPA[1:0]: 00 Increased Back Bias applied to the Nwells appropriate value when system voltage is set at 1.0 V or less. 01 Moderate Back Bias applied to the Nwells appropriate value when system voltage is set at 1.1 V or less 10 Decreased Back Bias applied to the Nwells appropriate value when system voltage is set at 1.2 V or less. 11 Minimum Back Bias applied to the Nwells appropriate value when system voltage is set at 1.2 V or less. SPA[3:2]: 00 Increased Back Bias applied to the Pwells appropriate value when system voltage is set at 1.0 V or less. 01 Moderate Back Bias applied to the Pwells appropriate value when system voltage is set at 1.1 V or less 10 Decreased Back Bias applied to the Pwells appropriate value when system voltage is set at 1.2 V or less. 11 Minimum Back Bias applied to the Pwells appropriate value when system voltage is set at 1.2 V or less.
8–7	Reserved
6 CPFA	ARM well bias frequency adjust. 0 The frequency of the free-running oscillator is set to REDUCED mode. REDUCED is approximately 0.75 times that of the FULL frequency. (default) 1 The frequency of the free-running osc is set to FULL mode.
5–4	Reserved
3–0 DVGP	DVFS general purpose register. These 4 bits are used to add loading track signal by software.

14.3.3.22 Power Management Control Register 2 (PMCR2)

Offset 0x0070 (PMCR2) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	OSC_RDY_CNT									0	M1_GAS	M4_GAS	M3_GAS	IPU_GAS	OSC_AUDIO_DOWN	OSC24M_DOWN
W																
Reset	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	REF_COUNTER_OUT											0	0	0	DVFS_REQ	DVFS_ACK
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 14-23. Power Management Control Register 2 (PMCR2)

31–23 OSC_RDY_CNT	These bits define how many CKIL(32 kHz) cycles are required for the OSC 24 Mhz to be stable while exiting from stop mode.
22	Reserved
21 M1_GAS	Control bit for gasket onEMI port1. 0 Gasket is used. 1 Gasket is bypassed.
20 M4_GAS	Control bit for gasket onEMI port4. 0 Gasket is used. 1 Gasket is bypassed.
19 M3_GAS	Control bit for gasket onEMI port3. 0 Gasket is used. 1 Gasket is bypassed.
18 IPU_GAS	This bit is used to select the gasket between IPU and EMI. 0 IPU gasket is used. 1 IPU gasket is bypassed.
17 OSC_AUDIO_DOWN	This bit is used to control the osc audio power supply. 0 osc audio power is on 1 osc audio power is off
16 OSC24M_DOWN	This bit is used to control the osc 24 MHz power supply. It can only be powered down in stop mode. 0 osc 24 MHz will not be powered off in stop mode. 1 osc 24 MHz will be powered off in stop mode.
15–5 REF_COUNTER_OUT	DPTC reference circuit counter value which can be read through ipbus. Read-only.
4-2	Reserved

1 DVFS_REQ	This bit is used to control the dvfs req signal to request EMI M3IF for design change.This bit will be cleared by dvfs_ack signal automatically. 0 No request 1 Request
0 DVFS_ACK	This bit is read only and shows the status of EMI has closed the access for SDRAM or not. 0 No ack signal 1 Acked

14.4 Functional Description

14.4.1 Clock Control And Gating

The general clock generation scheme is shown in Figure 14-24 through Figure 14-26.



CLK_MODE [1:0]	=	00	01	10	11
OSC_24m_bypass	=	0	1	1	1
OSC_audio_bypass	=	0	1	1	1
pll_dvgen_bypass	=	0	1	0	1
per_pll_bypass	=	0	1	0	1
div_32k_bypass	=	0	0	0	1



Figure 14-24. MCIMX35 Clock Generation Scheme 1

[1] This figure does not show scan mux and clock gating.



Figure 14-25. MCIMX35 Clock Generation Scheme 2



Figure 14-26. MCIMX35 Clock Generation Scheme 3

14.4.1.1 Clock Sources

There are three clock sources:

- 24 MHz external crystal (mandatory)
- 32 kHz clock input (mandatory)
- External crystal audio (optional)

14.4.1.1.1 24 MHz External Crystal

The device needs an external 24 MHz crystal to work with the internal oscillator. The 24 MHz signal is used as a core PLL and peripheral PLL reference clock, and is also divided by 750 to generate a 32 kHz clock after power-on reset.

The internal 24 MHz oscillator can be bypassed through the CLK_MODE[1:0] pins, so that the external 24 MHz clk can enter the device directly. Figure 14-24 describe these functions.

14.4.1.1.2 32 kHz Clock Input

The device requires a 32 kHz clock for USB, EMI, and so on. The 32 kHz clock is divided from the external input 24 MHz clock, synched with the IPG clock, then sent to each module.

As shown in Figure 14-24, the device has another 32 kHz input muxed from one contact. This can be used to enable the 32 kHz clock when the internal 24 MHz oscillator is be powered down.

14.4.1.1.3 External Crystal Audio

The device has an audio clock input source from an external crystal. Through an internal oscillator, the device can generate two possible frequencies (24.576 Mhz or 22.528 Mhz) for audio modules such as SPDIF. The frequency depends on the external crystal and system requirements. If the audio system requires a 48 kHz (respectively 44 kHz) audio clock, the device should be connected to a 24.576 Mhz (respectively 22.528 MHz) external crystal.

The internal OSC AUDIO can be bypassed by CLK_MODE[1:0] pins, so that the external audio clk passes directly into the device.

14.4.1.2 PLLs and Clock Generation

The core PLL and peripheral PLL generate all high-frequency clocks for ARM and each module. These PLLs are described in the following subsections

14.4.1.2.1 Core PLL (MPLL) Domain Clock Generation

The core PLL is configured by the MPCTL register. It generates three clocks simultaneously with relative frequencies 1x, 2x and 0.75x. For example, if the DPLL_DIVGEN is locked at 532 MHz then the 1x, 2x and 0.75x ports provide signals of 532 MHz, 1064 MHz, and 399 MHz respectively.

Figure 14-24 shows the generation of clocks from the PLLs. For the core PLL, it has 1x and 0.75x ports, which generate two edge-aligned clocks. The configuration of the clock switch is defined in the PDR0 register map. The actual divider value for ARM and AHB does not matter; PDR0[19:16] should be configured according to the register description to determine the frequency. The ARM clock frequency is 133–532 MHz, and the AHB clock frequency ranges from 66.5–133 MHz. Internal logic guarantees that the ARM or AHB clock switches concurrently at the ARM or AHB aligned rising edge.

The core PLL generates clocks in the following order:

1. arm_core_clk and ahb_core_clk
2. Generated ARM clock (through a gating cell)
3. All AHB clocks for AHB modules (through gating cells)
4. All IPG clocks for all modules (through gating cells)
5. All ipg_per clocks for special modules (these modules may require different frequencies from ipg_clk, but must be synched with the AHB clock through gating cells).

14.4.1.2.2 Peripheral PLL (PPLL) Domain Clock Generation

The PPLL is configured by the PPCTL register. It is based on the same design as MPLL, but only connects the 1x port to output. The typical PPLL frequency is 300 MHz.

The PPLL is used for USB/SSI/MSHC/SPDIF/UART baud-rate clock generation. The baud clocks of these modules do not need to be synched with the AHB/IPG clock (which is used to generate data to communicate externally to the device). The baud-rate clocks can also be derived from the core PLL (as shown in Figure 14-26), if the PPLL value does not meet the requirements or if the PPLL is disabled.

14.4.1.3 MLB Clock Generation

The MLB requires an hclk_mlb frequency of 133 MHz, and a mem_mlb frequency of 266 MHz. Because of the MLB design, the relationship between hclk_mlb and mem_mlb must be maintained after system reset, and gating of the hclk_mlb or mem_mlb, or changing the frequencies, should be done carefully. The logic guarantees clock switch and a fixed relationship between mem_mlb and hclk_mlb. A clock gating control signal driven by the ipg clk is first synched with ckgate hclk, and then used to gate or open hclk_mlb and mem_mlb. In this way, the relationship between hclk_mlb and mem_mlb clocks is maintained whether gated or open.

14.4.1.4 HSP Clock Generation

The HSP clock is the clock for IPU. This clock must always be synched with the AHB and IPG clocks. The HSP clock can run up to 178 MHz when ARM is at 532 MHz and core voltage is above 1.45 V–1.6 V. Otherwise, the HSP clock is the same frequency as the AHB clock at 133 MHz or 66.5 MHz. However, the HSP clock cannot be slower than the AHB clock.

the HSP clock has a separate divider from MPLL output. The field PDR0[21:20] informs the CCM as to which frequency (178 MHz, 133 MHz, or 66.5 MHz) is to be used by the HSP. The CCM logic calculates the actual divider value for the HSP clock based on this information and the ARM divider value.

An HSP clock change triggers the handshake process between the CCM and IPU. For details, see the IPU block guide.

14.4.1.5 Clock Generation: ipg_ckil_sync Clock

This clock is generated by synchronization of the CKIL clock to ipg_clk when the system is not in deep sleep mode. When the system is in deep sleep mode, the synchronizer is bypassed.



Figure 14-27. ckil_mcu_sync_ipg Clock Generation

14.4.2 Reset Controller

This section includes the following:

- A description of the reset module
- The reset negation sequence from POR
- A description of other reset events

14.4.2.1 Functional Description of the Reset Module

The reset module controls or distributes all of the system reset signals used by the device.

The device has four system reset inputs.

- POR: mandatory power on reset
- RESET_IN_B: optional warm reset
- WDOG_RST: optional reset input from the watchdog timer
- TRSTB: mandatory JTAG reset input

A simplified block diagram of the reset module is shown in Figure 14-28.

- The mcu_reset_out_b signal is connected to ARM1136, TMAX, GPU2D, WBCP, SCC and WDOG.
- The per_reset_out_b signal is connected to most of the peripheral modules such as ATA, ASRC, AUDMUX and so on.
- The ccm_fuse_reset signal is inverted and connected to RTC and FSH module, the laser fuses in the L2 cache data array through the FSH module.
- The ccm_por_reset_b signal is connected to the fusebox, IIM, USBPHY, and WDOG modules.
- The ccm_pll_reset signal is connected to two PLLS.
- The ccm_emi_reset_b signal is connected to the EMI.
- The ccm_reset_b is connected to the CCM module.

Normally POR_B is connected to PMIC or the dedicated RESET monitor that generates the Power ON Reset signal after power is on, while RESET_IN_B is connected to the Manual/Warm RESET button or the output of external MCU/Watchdog.

During the power-on stage, only POR_B needs to be asserted (active low); RESET_IN_B does not need to be asserted. If RESET_IN_B is not used, it can be tied with POR_B, or just pulled up.

POR_B resets everything; while RESET_IN_B resets the ARM core and peripherals except PLL, CCM, FUSEBOX, and IIM. If you want to assert both RESET_IN_B and POR_B while powering on, it's better to release RESET_IN_B before POR_B,



Figure 14-28. Reset Module Clock Diagram

14.4.2.2 Reset Negation Sequence from POR

The reset exit sequence is driven by the CKIL (32 kHz) clock:

1. After POR reset, Boot mode pins are sampled.
2. After 300 32 kHz clock cycles (four 32 kHz clock cycles, if OSC24M is bypassed), Fuse reset is generated (after POR reset only).
3. PLL reset released, CCM reset released (after POR reset only).

4. After the core PLL is locked, the IIM ipg clock is generated, and IIM begins to latch the fuse value. After the IIM fuse is latched and the signal asserted, the pins or fuse value for boot such as boot_type and mem_ctrl are sampled. And then ccm_emi_reset_b is released.
5. After 22 32 kHz clock cycles (after 2 32 kHz clock cycles in function-test mode), the ccm_clk_enable signal is asserted. This provides time for the NAND flash controller to download data from the device to an internal 512-byte/2-kbyte/4-kbyte buffer.
6. After the 8 mcu_clk cycles, per_reset_out_b will be released, after 16 mcu_clk cycles, mcu_reset_out_b will be released.
7. ARM11 processor begins fetching code from the internal bootstrap ROM, sync flash or CS0 space. The memory location of the fetch depends on the configuration of the BOOT pins and the value of the fuse/GPIO pins value latched in step 4.



Figure 14-29. Reset Timing Diagram from Power-on Reset

14.4.2.3 Other Reset Events

Other reset events include the following:

- Watchdog resets
- RESET_IN_B source
- JTAG software reset

These events are described in the following subsections.

14.4.2.3.1 Watchdog Resets

There are two different watchdog reset events: a time-out event or a software reset. For more information, see the watchdog specification.

A watchdog module reset causes a reset of the chip, and the CCM generates a reset pulse. When the core comes out of reset, it can check the reset source bits in the CCM module.

The watchdog reset negation sequence is as follows:

1. A reset is received from the watchdog timer.
2. The reset is triggered and the ccm_common_reset_b asserted.
3. After one ipg clk, ccm_emi_reset_b is released.
4. After 8 mcu_clk cycles, per_reset_out_b is released, and after 16 mcu_clk cycles, mcu_reset_out_b is released.



Figure 14-30. Watchdog Software Reset Diagram



Figure 14-31. Reset_IN_B Diagram

14.4.2.3.2 RESET_IN_B Source

RESET_IN_B is a warm reset input and has the same function as the WDOG_RTS input. It is normally used to connect a reset button. The RESET_IN_B signal can trigger the EMI, peripheral and core resets, but does not reset the PLL, fusebox, IIM, or CCM. The reset sequence is the same as for the WDOG reset.

14.4.2.3.3 JTAG Software Reset

The device can be reset via software from a JTAG module, either by a signal or by a general-purpose bit.

14.4.3 Power Management

The CCM supports several power management techniques that reduce active and static power consumption:

- **Clock Gating** reduces the active power if the module is not active. CCM has low power mode power gating to gate the source clocks, and has register control the clock gating of each module.
- **Dynamic Voltage Frequency Scaling** (DVFS) reduces active power consumption by scaling voltage and frequency accordingly to required MIPs.
- **Dynamic Process Temperature Compensation** (DPTC) reduces active power consumption by adjusting supply voltage according to part-specific characteristics, the manner in which the chip was fabricated, and the ambient temperature.
- **State Retention Voltage** (SRV) reduces static power consumption by decreasing supply voltage to minimum State Retention level. Chip is not functional in this mode.
- **Active Well Bias** (AWB) reduces static power consumption by applying back bias on transistors. AWB can be applied on ARM11P. ARM11P is not functional when AWB is applied.

14.4.3.1 Power Domains

The device is partitioned into several power domains, but all digital logics are included in one common power domain.

14.4.3.2 Power Modes

The device supports a versatile definition of power modes, including power and clock domains status and applied power techniques. The power modes described in the following sections were defined taking into account static and dynamic power consumption of blocks in different operational modes, the power consumption of clock sources, and the time required to exit low power modes.

14.4.3.2.1 Run Mode

This is the normal/functional operating mode of ARM11. The ARM clock frequency can vary between fmax (532 MHz) and fmin(133 MHz), and the voltage between Vmax(1.47 V) and Vmin(1.22 V).

14.4.3.2.2 Wait Mode

In this mode, the core clock is gated, but the ARM1136 MAX and all peripherals clocks are available. This mode is entered by the core executing a STANDBY FOR INTERRUPT command. The arm_clk_off output of ARM11P is asserted and the clock to the core arm_clk is gated by the CCM. The core exits the wait mode and enters the run mode by receiving of any interrupt (depending on the mask bits) and negation of the arm_clk_off signal. Clocks for specific modules can be gated off automatically in wait mode by programming CGR registers. The wait mode entry process is as follows:

1. The ARM1136 executes the STANDBY FOR INTERRUPT instruction.
2. If the SDMA/IPU clocks are configured to be gated in wait mode, the CCM sends a standby request, and waits for the stby_ack signal from each module.
3. If the EMI is configured to be gated in wait mode, the CCM sends the sd_lpmd to EMI, and waits to receive the sd_lpack signal.
4. If all acknowledgements listed above are received, the 4-bit IPG clock counter is started.
5. If the FlexCAN is configured to stay open in wait mode, the CCM sends out the doze_request to the FlexCAN; if the FlexCAN is configured to be gated in wait mode, the CCM sends a stop_request to the FlexCAN.
6. If an acknowledgement is received from the FlexCAN, and the 4-bit counter finishes counting 9 IPG clock cycles, the lpm_sm signal is in wait mode.

The wait mode exit process is as follows:

- When the arm_clk_off signal is negated, the system immediately returns to run mode.

14.4.3.2.3 Doze Mode

The core and MAX clocks are gated. The clock source is available and peripherals that do not require MAX and core functionality can be active.

Doze mode is entered by programming the CCMR LPM bits. The next time the core executes the STANDBY FOR INTERRUPT command, the CCM asserts a signal for the MAX clock halt request and the clock to MAX is gated off upon acknowledgement of the signal assertion.

The core exits from doze mode and enters run mode by receiving any enabled interrupt and negation of the arm_clk_off signal. If active well biasing is enabled (CCMR[WBEN]=1), the CKIL well bias counter must complete until clocks are provided to the core and peripherals.

Clocks for specific modules can be gated off automatically in doze mode by programming the CGR register. Some modules trigger the handshake process while trying to close the clock. For example, SDMA, IPU, and EMI. This process is handled automatically by the CCM and by each module.

Doze mode is entered as follows:

1. The ARM1136 executes the STANDBY FOR INTERRUPT instruction.
2. If the IPU/SDMA modules are configured to be clock-gated in doze mode, the CCM sends the stby_req signal for each module.
3. The CCM sends a MAX halt request.
4. If a standby acknowledgement is received from the IPU/SDMA modules and a MAX halted acknowledgement is received, the CCM sends out the EMI lpm_sd request if the EMI is configured to be clock gated.
5. If all acknowledgement signals (IPU/SDMA/MAX/EMI) are received, the CCM sends the can_doze request or can_stop request. If the FlexCAN is configured to keep the clock in doze mode, the CCM sends out the can_doze request. If the FlexCAN is configured to be clock-gated in doze mode, the CCM sends out a can_stop request.
6. If an acknowledgement signal from is received from the FlexCAN and the 4-bit counter is finished counting nine IPG clock cycles, the lpm_sm signal change into real doze mode, and the ccm_int_holdoff signal is negated.
7. The ARM1136 enters well bias mode if well biasing is enabled (CCMR[WBEN]=1).

Doze mode is exited as follows:

1. If the wb_en bit is not asserted, the system returns to run mode immediately.
2. If the wb_en bit is asserted, mcu_mem_pwrdn and mcu_wb_en(emi_wb_en) are immediately negated. After wb_counter_finished asserts, then mcu_mem_on is asserted, mcu_wbcp_fbd_b(emi_wbcp_fbd_b) is negated, and the system returns to run mode.

14.4.3.2.4 Stop Mode

Stop mode stops the PLL and all clocks that are generated from the PLL. In some cases, if the VSTBY bit is set to 1, the CCM informs the external PMIC to lower the core power supply to 1.0 V after all PLLs are closed. If the OSC24M_DOWN bit (PMCR2 register) is set, CCM powers down the OSC24M to reduce the system power to minimum. If the 32 kHz CKIL clock is still required while the OSC24M is powered down, an external 32 kHz source can be muxed into the CCM, and the CKIL_SEL bit can be set so that the external 32 kHz source is used instead of the internal OSC24M divided source.

Stop mode is entered by programming the LPM bits in the CCMR register the next time the STANDBY FOR INTERRUPT command is issued.

The sequence below is implemented by the CCM upon entering the stop mode:

1. IPU, SDMA, MAX, FlexCAN and EMI standby requests are sent if each module is not clock-gated before entering stop mode.
2. After all acknowledgement signals are received, the CCM waits eight IPG clock cycles and the request for CKIL to switch from IPG synched to not synched is sent. sm_mode changes to stop, and the ARM clock is gated.
3. After the sync_back_ack from CKIL to confirm that the CKIL is switched from synched to asynched, the CCM sends a signal to request to stop the core PLL and peripheral PLL.
4. If the PLL lock flag is negated, interrupts are allowed.
5. If CCMR[VSTBY]=1 (standby voltage enable), the VSTBY output signal is asserted. This requests PMIC to lower the core voltage to 1.0 V for state retention.
6. The internal 24 MHz oscillator OSC24M is switched to power-down if PMCR2[OSC24M_DOWN]=1, and so the internal 32 kHz clock divided from OSC24M is closed. If the device wants to keep the CKIL (32 kHz) and power down the OSC24M at the same time, it can configure first the ckil_sel bit to select the CKIL clock source from external muxed in 32 kHz, not the internal divided CKIL (32 kHz).

The device exits state-retention mode by any internal or external interrupt. The figure shows the external GPIO interrupt wake-up flow from state-retention mode or stop mode.



Figure 32. External GPIO Interrupt Wake-up flow from State-Retention mode (SR) / Stop Mode

In the figure, 1 indicates that the combinational logic is used from the interrupt event until VSTBY negation. 2 indicates GPIO wake-up. That is, an external interrupt event signal must remain asserted until run mode as has been entered.

VSTBY output is a combination of an input interrupt wake-up event (GPIO) going through the ARM Vector Interrupt Controller (AVIC) until the the system clocks are running. Any possible de-assertion of this wake-up event signal should last until all system clocks are running and stable. Any toggle of an input interrupt wake-up event (GPIO) before the system reaches normal operation mode can cause the CCM

internal low-power mode state machine to be set to an undetermined state. To ensure that the wake-up event is handled correctly, the GPIO event stays asserted until software can read the GPIO status register and confirm the event is valid. Else the system returns to state-retention mode (low-power mode).

Stop mode is exited as follows:

1. If the system is in state retention mode, the VSTBY signal is negated, and requests that the external PMIC restore the voltage supply from 1.0 V to normal voltage.
2. If OSC24M is powered down, OSC24M is activated.
3. If the OSC24M used to power down is now powered up, the CCM needs to wait for the 32 kHz clock counter to finish to confirm that the OSC24M output is stable.
4. If the system is used to configure state-retention mode, the CCM waits for the 32 kHz clock counter to finish or PMIC_RDY signal ack from PMIC. This can be selected by the register configuration signal, CCMR[STBY_EXIT_SRC].
5. After the OSC24M is stable and PMIC is ready, the CCM begins to request PLL restart. If well biasing is enabled, the existing well biasing counter starts.
6. After the PLL is ready, and the well biasing counter is finished, CCM sends out the sync request for the CKIL switch from asynched to synched.
7. After the sync ack signal comes back, the CCM switches back to run mode, and the ARM clock begins.

14.4.3.3 Dynamic Voltage Frequency Scaling Support

The CCM allows simple software dynamic voltage frequency scaling (DVFS). The frequency of the core clock domain and the voltage of the chip can be changed on the fly while all modules (including the core) continue their normal operation. The voltage of the chip can be changed by software through the CSPI/I2C port between the MCIMX35 and external PMIC. The frequency of the core clock domain can be changed only by configuring the con_mux_div bits in PDR0.

The system bus frequency (AHB, IP) can also be changed according to the core clock. The AHB frequency is configured by con_mux_div. And the IP frequency is fixed as 1/2 of the AHB frequency.

The DVFS scheme relies on software configuration. Figure 14-33 shows the DVFS flow in the MCIMX35. This flow describes the software routine flow after the DVFS interrupt is triggered or the DVFS DMA event is triggered.



Figure 14-33. DVFS Frequency/Voltage Change Process

The DVFS load-tracking block allows hardware tracking on the core load and generation of an interrupt when a frequency change is requested.

14.4.3.4 Dynamic Process and Temperature Compensation (DPTC) Support

The DPTC module is a power management module. The purpose of the DPTC module is to detect the minimum operation voltage for the IC, taking into account the extrema of processing activity and ambient temperature for a given frequency. It inputs predefined values for processor speed performance measurements.

Figure 14-34 is a block diagram of the DPTC module.



Figure 14-34. DPTC Block Diagram

14.4.3.4.1 Block Description

This section describes the DPTC blocks:

- FSM block
- ref_clk_counter block
- comp_logic blocks
- ref_cir blocks

The FSM Block

The FSM block is responsible for generation of internal control signals and includes a sys_clk_counter sub-block that creates a long-interval count-enable signal, based on the system clock signal, and received from the sys_clk input pin.



Figure 14-35. FSM Control Loop

Table 14-3. FSM Control Loop Stages

Operation	Explanation	Active Signals	Level	Misc.
reference circuit select	Reference circuit 0-3 is selected	ref_circuit_select	2 bits value	
ref_clk_counter reset	Previous reference circuit counting result is deleted from ref_circuit_counter	ref_count_reset_b	low	counter_out value is reset
reference circuit performance evaluation	Amount of ref circuit clock cycles is counted by ref_clk_counter during defined number of sys clock	count	high	
read reference circuit count result	value of ref_circuit_counter is read to register	read_enable_clk	posedge	counter_out value is valid
performance comparison: measured to limits	reference circuit performance is compared to the limits from input register	comp_enable_clk	posedge	

Signal diagrams are described in Figure 14-36.



Figure 14-36. FSM Control Signals Waveforms

All signals are generated based on sys_clk. A sub-block sys_clk_counter is used to create a long count signal. The sys_clk_counter counts the system clock and stops when the max value is reached. The max value for the sys_clk_counter is set by the SCR bit in the status control register: 1 is equivalent to 512 system clocks and 0 is equivalent to 256 system clocks.

The ref_clk_counter Block

The ref_clk_counter block acts as a counter for the reference clocks. These clocks are generated by ref_cir blocks and includes the ref_cir_register (11-bit) for storing the last valid value of the counter.

The ref_cir_counter receives the following signals: ref_clk_reset_b, read_enable_clk, ref_clk_0, ref_clk_1, ref_clk_2, ref_clk_3. The output (11 bits) is sent to the counter_out bus.

As long as the ref_clk_counter is not in the reset state (defined by the ref_clk_reset_b active-low signal), counting is enabled. The counter is an 11-bit counter, stored in the ref_cir_register.

comp_logic Blocks

The comparison blocks are responsible for the comparison between performance values from performance limit registers and the actual performance as measured by the ref_clk_counter block. Each one of the compared signals are 11 bits (due to the fact that the input performance limits are extended by a “0” as the MSB).

The comp_logic block inputs include the following:

- Performance limit value (10 bits)—the desired performance limit value
- Actual performance limit value (11 bits)—the measured performance limit value
- ref_cir_select (2 bits)—index of currently active reference circuit
- Reference circuits selective enable (RCSE) (4 bits)—to get information about enabled/disabled reference circuits from the status control register
- comp_enable_clk—comparison enable clock
- Limit type (1 bit)—hard configuration bit, connected to ground or supply

The RCSE data is essential for taking in or not taking in the account the result of comparison of the currently active reference circuit. For the disabled reference circuit, the comparison result should be considered as “right.”

The comp_logic block includes flip-flops (one for a single reference circuit), saving the comparison result for each reference circuit. The flip-flop data is used to generate the output signal of the comp_logic block. The data in the flip-flop is continuously renewed so long as the appropriate reference circuit has completed its cycle and the data is valid. The flip-flop data is reset when the DPTC block is disabled or the external reset signal is activated.

The comp_logic blocks can be operated as high_limit or low_limit type. For the high_limit type active output, the comparison of ALL reference circuits should exceed the high performance limit. For the low_limit type active output, ONE or more reference circuit comparison should exceed the low_limit or emergency_limit value.

ref_cir Blocks

The ref_cir blocks are reference circuit units, constructed using a ring oscillator with an integrated clock-gating cell. The inverting stages components and their values vary according to the type of ring oscillator. Ref_cir blocks are built to optimize speed and performance of the most critical paths in the chip for a given process/temperature.

Initialization Information

In the control status register, at least one of the RCSE bits should be set to 1. Otherwise, the error bit is activated and the output limit signals are atrophied.

14.4.3.4.2 Synchronization Between DVFS and DPTC

A synchronization scheme has been created to avoid a situation where DPTC tries to update events during a voltage update done by DVFS.

The DPTC machine can work in case the DPTC is enabled and the voltage is valid (DPVV = 1) and there is no voltage change request (DPVCR = 1).

14.4.3.5 Well Bias Support

Well bias is implemented with an on-chip charge pump. When well bias is activated, the voltage of wells will be pumped to optimal values to allow minimum leakage. Parameters of the charge pump can be controlled in software by configuring the PMCR1 register. The device has both ARM1136 and EMI well bias.

14.4.3.5.1 ARM Platform Well Bias Activating

Well bias of the ARM power domain can be activated in doze or state retention modes by asserting CCMR[WBEN]. The ARM Platform contains memory blocks with stdVt transistors in its interface sector. Well bias eliminates the leakage from these transistors by power-gating this interface—there is no need for any data saving or restoring. The memory interface is power-gated by asserting the ccm_mcu_mem_pwrdn signal and negating the ccm_mcu_mem_on signal.

14.4.3.5.2 ARM Platform Well Bias Deactivating

When ARM receives an interrupt the clock is provided to the ARM1136 after the well bias counter has finished. The well bias counter runs with 32KHz clock. The counter threshold can be selected in CCMR[WBCN].

14.4.3.6 State Retention Voltage Support

In stop mode, the device's supply voltage can be reduced to a state retention value, which allows a reduction of chip-leakage current while the embedded memory state is dormant. Cores and modules using embedded memory are not functional in this mode. Voltage is reduced by PMIC after assertion (active high) of the VSTBY output signal. Voltage will be restored to the previous value upon negation of this signal. Valid voltage is indicated when the PMIC asserts PMIC_RDY signal to high.

Chapter 15
ARM1136P Clock Control (ARM1136)

15.1 Introduction

The clock control module is used to turn on or off the clocks to various peripherals on the platform. The general registers interface with the AHB to IP-bus interface gaskets (AIPS). The clock control module contains the logic to determine when the ARM11’s clock can be turned off.



Figure 15-1. Clock Control Module Diagram

15.2 Clock Gating

Clock gating is supported for the modules listed in Table 15-1. The clock to each of the above modules is controlled by a hardware-enable that comes from outside of the CLKCTL. The gated clock is provided by the CLKCTL for synthesis purposes.

Table 15-1. Supported Modules and Method of Clock Gating

Module	Module Enable Logic	Scan Enable	Clock
ROMC	romc_hclk_en	any_test_mode	hclk
RAMC	ram_hclk_en	any_test_mode	hclk
ROMPATCH rompatch_hclk	rompatch_hclk_en	any_scan_mode	hclk
ROMPATCH REGISTERS rompatch_hclk_reg	rompatch_hclk_reg_en	any_scan_mode	hclk
AVIC avic_hclk	avic_hclk_en	any_scan_mode	hclk
AVIC REGISTERS avic_hclk_reg	avic_hclk_reg_en	any_scan_mode	hclk
MAX REGISTERS	ipg_clk_max_en	any_scan_mode	hclk
AIPSA	aipsa_hclk_en | aipsa_active	any_scan_mode	hclk
AIPSB	aipsb_hclk_en | aipsb_active	any_scan_mode	hclk
AHBDIV2_DATA	dahbdiv2_hclk_en	any_scan_mode	hclk
AHBDIV2_INST	iahbdiv2_hclk_en	any_scan_mode	hclk
MBIST	any_test_mode	any_test_mode	hclk
Wrapper Cells for hclk & clk	any_scan_mode	wrapper_test_mode	ipt_clk_wrapper
TCU	any_scan_mode	any_scan_mode	hclk

The hardware clock control works as shown in Table 15-2:

Table 15-2. Hardware Clock Control Truth Table

Scan Enable	Module Enable	Gated Hclk
0	0	OFF
0	1	ON
1	0	ON
1	1	ON

A possible clock control circuit is show Figure 15-2.



Figure 15-2. Clock Control Circuit

15.3 AHB to IP-Bus Interface Gaskets (AIPS) Interface Signals

15.3.1 IP Address Bus (ips_addr[4:2])

These inputs from the AIPS provide the address to access the CLKCTL registers.

15.3.2 IP Read Data Bus (ips_rdata[31:0])

This output bus is the read data path from the CLKCTL to the AIPS.

15.3.3 IP Write Data Bus (ips_wdata[31:0])

This input bus is the write data path from the AIPS to the CLKCTL.

15.3.4 ips_module_en

The AIPS asserts one (and only one) module-enable at a time. The module-enable is driven off the rising edge of **hclk** and remains valid until the rising edge of **hclk** when the **ips_xfr_wait** signal is negated.

The **haddr**[25:0] bits of the R-AHB-Lite address are decoded to determine which module-select is to be generated. If the selected IP-bus peripheral location is occupied, then the corresponding **ips_module_en** is asserted, otherwise an error response is returned to the R-AHB-Lite and no IP bus activity will occur.

The **ips_module_en** signal is not available externally, as this peripheral location is occupied by the CLKCTL registers.

15.3.5 ips_rwb

This signal is used to indicate to the peripheral that current access is either a read or write access. A logic-high indicates a read and a logic-low indicates a write. It is asserted after the rising edge of **hclk** along with the **ips_module_en**. This signal remains asserted for the duration of the peripheral-access byte-strobe signal.

Byte-enables are generated based on the **hsize**[1:0] bits and lower bits of address. That is, **haddr**[1:0]. These byte-enables are used to select the corresponding bytes.

15.3.6 ips_supervisor_access

This signal is asserted at the positive edge of **hclk** to indicate to the peripheral that the current access is in supervisor mode.

15.3.7 per_hreset_b

This signal is the system reset for the peripheral domain.

15.3.8 clkctl_ips_xfr_err

This signal asserts if a non-word size access is attempted to the internal CLKCTL registers.

15.4 CLKCTL Registers

The CLKCTL registers are 32-bit and can only be accessed in supervisor mode. Only word-sized accesses are allowed. Halfword and byte accesses cause an abort.

15.4.1 CLKCTL Registers Overview

The CLKCTL module includes the following registers:

- Two general purpose registers inside the CLKCTL—a control register and a status register. The control register is read/write any time. All bits in the control register are cleared on reset. The status register is read-only; all bits are cleared on reset.
- Two support registers to clear and set the control register. To clear a bit in the control register, write a one to the relative bit inside the clear register. To set a bit in the control register, write a one to the relative bit inside the set register. Reading the clear and set locations returns all zeros. The advantage of a clear/set register is the ability to clear/set a bit(s) without affecting the state of the other bits within the same register.
- A debug control register for controlling features related to debug hardware on the ARM11 platform.

The CLKCTL module has to be enabled to access these registers; that is, the ips_module_en signal must be asserted.

15.4.2 Memory Map

Table 15-3 shows the CLKCTL memory map. For the base address of a particular module instantiation, see the system memory map.

Table 15-3. CLKCTL Memory Map

Base Address Offset (Name Abbreviation)	Register Name	Access	Reset Value	Section/Page
0x0000 (GP_CTRL)	General Purpose Control Register	R/W	0x0000_3600	15.4.4.1/15-7
0x0004 (GP_SER)	Set Register	W	0x0000_0000	15.4.4.2/15-8

Table 15-3. CLKCTL Memory Map (Continued)

Base Address Offset (Name Abbreviation)	Register Name	Access	Reset Value	Section/Page
0x0008 (GP_CER)	Clear Register	W	0x0000_0000	15.4.4.3/15-9
0x000C (GP_STAT)	General Purpose Status Register	R/W	0x0000_0000	15.4.4.4/15-9
0x0010 (L2_MEM_VAL)	L2 Data Memory Val Register	R/W	0x0000_0515	15.4.4.5/15-10
0x0014 (DBG_CTRL1)	Debug Control Register 1	R/W	0x0000_0000	15.4.4.6/15-11
0x0020 (PLAT_ID)	Platform ID Register	R	0x3200_0000	15.4.4.7/15-12

15.4.3 Register Summary

Table 15-4 shows a summary of the CLKCTL registers.

Table 15-4. ARM1136 Register Summary

Base Address Offset (Name Abbreviation		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (GP_CTRL)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	1	[12]	0	GP_CTRL										
	W																
0x0004 (GP_SER)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W				w1s		GP_SER										
0x0008 (GP_CER)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W				w1c		GP_CER										
0x000C (GP_STAT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	GP_STAT[15:0]															
	W																
0x0010 (L2_MEM_VAL)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	off set	l2_wval_rst[3:0]				l2_rval2_rst[3:0]				l2_rval_rst[3:0]			
	W																

Table 15-4. ARM1136 Register Summary (Continued)

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0014 (DBG_CTRL1)	R	0	0	0	0	0	0	0	EPS	0	0	0	0	TIMS[7:4]			
	W																
	R	0	0	TIMS [1:0]		TOMS[7:4]				0	0	TOMS[1]	0	0	0	0	0
	W																
0x0020 (PLAT_ID)	R	SPEC[31;28]				IMPL[27:24]				MINOR[23:16]							
	W																
	R	ECO[15:8]								0	0	0	0	0	0	0	0
	W																

15.4.4 Register Descriptions

15.4.4.1 General Purpose Control Register (GP_CTRL)

Figure 15-3 shows the general purpose control register. The register can be read/written in supervisor mode only. User mode reads return all zeros.

Offset:	0x0000 (GP_CTRL)										Access: Supervisor read/write					
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	0	0	1	[12]	0	GP_CTRL										
Write:																
Reset:	0	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0

Figure 15-3. General Purpose Control Register

The values for these bits are defined in Chapter 38, "ARM1136 Platform." They are currently defined as shown in Table 15-8.

Table 15-5. General Purpose Control Register Field Descriptions

Field	Description
31–13	Reserved
12	Enables the a11p_clk_off signal in the JSYNC. This bit resets to 1.
11	Reserved

Table 15-5. General Purpose Control Register Field Descriptions (Continued)

Field	Description
10	Drives the signal that controls the state of aips_byte_config[0] on AIPSB. This bit is reset to a one.
9	Drives the signal that controls the state of aips_byte_config[0] on AIPSA. This bit is reset to a one.
8	Enables clock GATING in the Level 2 Cache Controller. Clocks are not gated out of reset.
7	Enables the high speed DVFS signals to propagate through the platform boundary flip-flop. It also allows a11p_clk_off to assert (to allow the SOC to shut off arm_clk to the platform) even when the ARM1136 platform debug sticky bit is set, which would normally prevent the a11p_clk_off from asserting since arm_clk must run for debug activity to occur.
6	Enables clocks to the ETB.
5	Enables clocks to the CTI module.
4	Enables the peripheral bus time-out monitors.
3–0	Driven off platform for use at SoC level.

15.4.4.2 Set Control Register (GP_SER)

Figure 15-4 shows the set control register. Reads of this register always return 0, and writes can only be performed in supervisor mode.

Offset:	0x0004 (GP_SER)												Access: Supervisor write			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:				w1s		GP_SER										
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 15-4. Set Control Register

Table 15-6. Set Control Register Field Descriptions

Field	Description
31–13	Reserved
12	Write 1 to this bit to set bit 12 of the general-purpose control register.
11	Reserved
10–0 GP_SER	Writing 1 to any of these bits sets the corresponding bit in the general purpose control register.

15.4.4.3 Clear Control Register (GP_CER)

Figure 15-5 shows the clear control register. Reads of this register always return 0, and writes can only be performed in supervisor mode.

Offset:	0x0008 (GP_CER)												Access: Supervisor write			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:				w1c		GP_CER										
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 15-5. Clear Control Register

Table 15-7. Clear Control Register Field Descriptions

Field	Description
31–13	Reserved
12	Write 1 to this bit to set bit 12 of the general-purpose control register.
11	Reserved
10–0 GP_CER	Writing 1 to any of these bits clears the corresponding bit in the general purpose control register.

15.4.4.4 General Purpose Status Register (GP_STAT)

Figure 15-6 shows the general purpose status register. The register can only be read in supervisor mode—user mode reads return all zeros. Writes have no effect.

Offset:	0x000C (GP_STAT)												Access: Supervisor read			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	GP_STAT[15:0]															
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 15-6. General Purpose Status Register

Table 15-8. General Purpose Status Register Field Descriptions

Bits	Description
31–16	Reserved
15–0 GP_STAT	Reads of these bits while reset is negated the values on the ARM11 platform's clkctl_gp_stat[15:0] inputs

15.4.4.5 L2_MEM_VAL Register (L2_MEM_VAL)

The L2_MEM_VAL register enables the user to modify the L2 data memory's default VAL settings. The L2_MEM_VAL register resets to the values on the l2_val_offset_rst, l2_rval_rst[3:0], l2_rval2_rst[3:0], and l2_wval_rst[3:0] inputs. Subsequent to system reset, this register may be written to change the VAL settings driven to the L2 data memory.

Figure 15-7 shows the L2_MEM_VAL register. The register can only be accessed in supervisor mode—user mode reads return all zeros.

Offset:	0x0010 (L2_MEM_VAL)												Access: Supervisor read/write			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	0	0	0	offset _ rst	l2_wval_rst[3:0]				l2_rval2_rst[3:0]				l2_rval_rst[3:0]			
Write:																
Reset:	0	0	0	0	0	1	0	1	0	0	0	1	0	1	0	1

Figure 15-7. L2_MEM_VAL Register

Table 15-9. L2_MEM_VAL Register Field Descriptions

Bits	Description
31–13	Reserved.
12 offset_rst	Controls the VAL_OFFSET parameter in the level 2 cache RAM. Signals memory that Vdd will be reduced and self-timed delays will be increased by memory on subsequent accesses.
11–8 l2_wval_rst[3:0]	These bits are reset to the value of the l2_wval_rst[3:0] platform inputs. The register's outputs are driven directly to the L2 data memory's WVAL inputs. After reset, these bit may be written by the user to modify the reset value. Programmable write time.

Table 15-9. L2_MEM_VAL Register Field Descriptions

Bits	Description
7–4 l2_rval2_rst[3:0]	These bits are reset to the value of the l2_rval2_rst[3:0] platform inputs. The register's outputs are driven directly to the L2 data memory's RVAL2 inputs. After reset, these bit may be written by the user to modify the reset value. Programmable global sense time.
3–0 l2_rval_rst[3:0]	These bits are reset to the value of the l2_rval_rst[3:0] platform inputs. The register's outputs are driven directly to the L2 data memory's RVAL inputs. After reset, these bit may be written by the user to modify the reset value. Programmable bit sense time.

15.4.4.6 Debug Control Register 1 (DBG_CTRL1)

Figure 15-8 shows the debug control register 1.The register can be accessed in supervisor mode only—user mode reads return all zeros.

The implemented bits in this register get their reset values from tie-offs at the SoC level. They are used to control multiplexers and gate ECT trigger outputs. Because these bits controls debug functionality this register is reset with jsync_dbg_clear_b, which is a combination of power-on-reset and JTAG trst.

Offset:	0x0014 (DBG_CTRL1)												Access: Supervisor read/write			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	0	0	0	0	0	0	0	EPS	0	0	0	0	TIMS[7:4]			
Write:																
Reset:	0	0	0	0	0	0	0	*n*	0	0	0	0	*n*	*n*	*n*	*n*
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	0	0	TIMS[1:0]		TOMS[7:4]				0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	*n*	*n*	*n*	*n*	*n*	*n*	0	0	0	0	0	0	0	0

Figure 15-8. Debug Control Register 1

Table 15-10 provides field descriptions of the debug control register.

Table 15-10. Debug Control Register 1 Field Descriptions

Bits	Description
31–25	Reserved
24 EPS	ETM11 ext_etm_extin3 Pulse Select. When set, ext_etm_extin3 is forced to a single arm_clk pulse on its rising edge (this is done after the signal is synchronized). When the bit is not set, default, the signal is routed straight to the EXTIN[3] pin of the ETM11 (after ext_etm_extin3 has gone through a synchronizer).
23–20	Reserved
19–16 TIMS[7:4]	Controls trigger input multiplexors in the ECTCTI wrapper. By default the multiplexors allow ARM's recommended triggers to pass through to the ECTCTI.
15–14	Reserved.

Table 15-10. Debug Control Register 1 Field Descriptions (Continued)

Bits	Description
13–12 TIMS[1:0]	Controls trigger input multiplexors in the ECTCTI wrapper. By default the multiplexors allow ARM's recommended triggers to pass through to the ECTCTI.
11–8 TOMS[7:4]	TOMS[7:4],[1]: Controls trigger output multiplexors in the ECTCTI wrapper. When set, the trigger outputs from the ECTCTI wrapper are single arm clock pulses. These pulses are created on the rising edge of the trigger output. Each bit in the field (7-4 and 2) corresponds to the same ECTCTI trigger bit. Bit 0,2,3 do not need a pulse, thus they do not get a bit in the register. When negated, the trigger outputs pass through the ECTCTI wrapper un-effected.
7–0	Reserved

15.4.4.7 Platform ID Register (PLAT_ID)

Figure 15-9 shows the platform ID register. These register bits are tied off in the ARM11 platform.

Offset:	0x0020 (PLAT_ID)												Access: Supervisor read only			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	SPEC[31:28]				IMPL[27:24]				MINOR[23:16]							
Write:																
Reset:	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	ECO[15:8]								0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 15-9. Platform ID Register

Table 15-11 shows the platform ID register fields.

Table 15-11. Platform ID Register

Bits	Description
31–28 SPEC	Describes the IP specification and definition revision. An IP specification and definition revision occurs when there is significant deviation from a previous definition, such as the addition or removal of a module or major architectural changes.
27–24 IMPL	Describes the IP implementation revision. This field is similar to the freeze designation used in the past where a change in implementation occurs such as a further refinement of a specification or implementation process
23–16 MINOR	Two-digit (binary-coded decimal (BCD)) field that describes the IP revision level. This field is used to identify minor refinements of a specification such as a bug fix or additional or removal of some signals
15–8 ECO	Two-digit (BCD) field that describes changes to the implementation that occur after an implementation has hardened.
7–0	Reserved

15.5 Synchronized Resets

The CLKCTL module generates a synchronized reset for the per_hreset_b signals. This synchronized reset has asynchronous assertion and synchronous negation using a 2-flop synchronizer.

Chapter 16
Configurable Serial Peripheral Interface (CSPI)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

16.1 Overview

The configurable serial peripheral interface (CSPI) module is a full-duplex, synchronous, four-wire serial communication module. The CSPI module contains a 8 × 32 receive buffer (RXFIFO) and a 8 × 32 transmit buffer (TXFIFO). With data FIFOs, the CSPI module allows rapid data communication with fewer software interrupts. Figure 16-1 shows a block diagram of the CSPI.



Figure 16-1. CSPI Block Diagram

16.1.1 Features

Key features of the CSPI module include:

- Full-duplex synchronous serial interface

- Master/Slave configurable
- Four Chip Select (SS) signals to support multiple peripherals
- Transfer continuation function allows unlimited length data transfers
- 32-bit wide by 8-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SS) and SPI Clock (SCLK) are configurable
- Direct Memory Access (DMA) support
- Max operation frequency up to one-quarter of the reference clock frequency.

16.1.2 Modes and Operations

The CSPI supports the modes described in the indicated sections:

- Section 16.4.1, “Operating Modes”:
  - Section 16.4.1.1, “Master Mode
  - Section 16.4.1.2, “Slave Mode
- Section 16.4.2, “Low Power Modes”

As described in Section 16.4.3, “Operations,” the CSPI supports the operations described in the indicated sections:

- Section 16.4.3.1, “Typical Master Mode
  - Section 16.4.3.1.1, “Master Mode with SPI_RDY
  - Section 16.4.3.1.2, “Master Mode with Wait States
  - Section 16.4.3.1.3, “Master Mode with SSCTL Control
  - Section 16.4.3.1.4, “Master Mode with Phase Control
- Section 16.4.3.2, “Typical Slave Mode

16.2 External Signals

Conventions: Table 16-1 lists conventions for representing signals.

Table 16-1. Module Signal Conventions

Category	Convention	Example(s)
Off-chip signal	Uppercase (all capital letters)	TXD
Internal signal[1]	Lowercase italics	*core_int*
Active low signal	_B (_b) suffix or overbar	RESET_EN_B or $\overline{\text{RESET\_EN}}$
Range of bussed or commonly named signals	Beginning and end points of the range are: • Separated by a colon. • Surrounded by square brackets.	ADDR[31:0] CSE_B[7:0] or $\overline{\text{CSE}}$[7:0]
Individual signal in a range of bussed or commonly named signals	Individual number in the range appears without a colon or square brackets	ADDR31 CSE0_B or $\overline{\text{CSE0}}$

1 Internal signals are for reference only in descriptions of internal module or SoC functionality.

Table 16-2 describes all CSPI signals that connect off-chip.

Table 16-2. Off-Chip Module Signals

Signal	I/O	Description	Reset State[1]	Pull-Up/ Down[1]
$\overline{SS}$[3:0]	I/O	Chip selects	1	—
SCLK	I/O	SPI clock	0	Active
MISO	I/O	Master data in; slave data out	0	Passive
MOSI	I/O	Master data out; slave data in	0	—
$\overline{SPI\_RDY}$	I	Master data out; slave data in	0	Active

1 The reset state values and pull-up/down requirements provided in this table are from the module-level perspective. To understand how the module is integrated at the SoC level, the system software developer must see discussions of the module in the appropriate SoC-level chapter(s). For example, a module signal that requires a pull-up could be integrated with a pull-up option built into the SoC. In this case, the system software developer must ensure the proper programming at the SoC level.

Figure 16-2 shows the CSPI module in master mode connected to four external devices in a one-way communication link.



Figure 16-2. Example Connection Diagram

16.3 Memory Map and Register Definition

This section includes the module memory map and detailed descriptions of all registers. For the base address of a particular module instantiation, see the system memory map.

16.3.1 Memory Map

Table 16-3 is the module memory map.

Table 16-3. Module Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
General Registers				
0x0000 (RXDATA)	Receive Data Register (RXDATA)	R	0x0000_0000	16.3.3.1/16-6

Table 16-3. Module Memory Map (Continued)

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0004 (TXDATA)	Transmit Data Register (TXDATA)	W	0x0000_0000	16.3.3.2/16-7
0x0008 (CONREG)	Control Register (CONREG)	R/W	0x0000_0000	16.3.3.3/16-7
0x000C (INTREG)	Interrupt Control Register (INTREG)	R/W	0x0000_0000	16.3.3.4/16-10
0x0010 (DMAREG)	DMA Control Register (DMAREG)	R/W	0x0000_0000	16.3.3.5/16-11
0x0014 (STATREG)	Status Register (STATREG)	R/W	0x0000_0003	16.3.3.6/16-12
0x0018 (PERIODREG)	Sample Period Control Register (PERIODREG)	R/W	0x0000_0000	16.3.3.7/16-13
0x001C (TESTREG)	Test Control Register (TESTREG)	R/W	0x0000_0000	16.3.3.8/16-14

16.3.2 Register Summary

Table 16-4 is the register summary table.

Table 16-4. Module Register Summary

Offset (and Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (RXDATA)	R	RXDATA[31:16]															
	W																
	R	RXDATA[15:0]															
	W																
0x0004 (TXDATA)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TXDATA[31:16]															
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TXDATA[15:0]															
0x0008 (CONREG)	R	BURST LENGTH												0	DATA RATE		
	W																
	R	0	0	CHIP SELECT		0	0	DRCTL		SSP OL	SSC TL	PHA	POL	SMC	XCH	MO DE	EN
	W																
0x000C (INTREG)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	TCE N	ROE N	RFE N	RHE N	RRE N	TFE N	THE N	TEE N
	W																

Table 16-4. Module Register Summary (Continued)

Offset (and Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0010 (DMAREG)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	RF DEN	RH DEN	0	0	TH DEN	TE DEN
	W																
0x0014 (STATREG)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	TC	RO	RF	RH	RR	TF	TH	TE
	W									w1c							
0x0018 (PERIODREG)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	CSRC	SAMPLE PERIOD[14:0]														
	W																
0x001C (TESTREG)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	SWAP	LBC	0	0	—				RXCNT				TXCNT			
	W																

16.3.3 Register Descriptions

This section provides detailed descriptions of the module's registers.

Register conventions: Figure 16-3 and Table 16-5 explain conventions used in register diagrams and tables.



Figure 16-3. Register Field Conventions

Table 16-5. General Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
BIT	Bit or field name. Its presence in the read or write row indicates that it can correspondingly be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.

Table 16-5. General Register Conventions (Continued)

Convention	Description
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
rtc	Read to clear. A read-only status bit that is automatically cleared when read.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to 0 (zero).
1	Resets to 1 (one).
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

16.3.3.1 Receive Data Register (RXDATA)

The receive data register (RXDATA) is a read-only register that forms the top word of the 8 × 32 receive FIFO. This register holds the data received from an external SPI device during a data transaction. Only word-sized read operations are allowed. Figure 16-4 shows the register. Table 16-6 describes the register fields.



Figure 16-4. RXDATA Register Diagram

Table 16-6. RXDATA Register Field Description

Field	Description
31–0 RXDATA	Receive Data. This register holds the top word of the receive data FIFO. The FIFO is advanced for each read of this register. The data read is undefined when the Receive Data Ready (RR) bit in the Interrupt Control/Status register is cleared. Zeros are read when CSPI is disabled.

16.3.3.2 Transmit Data Register (TXDATA)

The transmit data (TXDATA) register is a write-only data register that forms the bottom word of the 8 × 32 TXFIFO. The TXFIFO can be written to as long as it is not full, even when the SPI Exchange bit (XCH) in CONREG is set. This allows software to write to the TXFIFO during a SPI data exchange process. Writes to this register are ignored when the CSPI module is disabled (CONREG[EN] bit is cleared). Figure 16-5 shows the register. Table 16-7 describes the register fields.

Offset 0x0004 (TXDATA) Access: User write-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	TXDATA[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	TXDATA[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 16-5. TXDATA Register Diagram

Table 16-7. TXDATA Register Field Description

Field	Description
31–0 TXDATA	Transmit Data. This register holds the top word of data loaded into the FIFO. Data written to this register must be a word operation. The number of bits actually transmitted is determined by the BIT_COUNT field of the corresponding SPI Control register. If this field contains more bits than the number specified by BIT_COUNT, the extra bits are ignored. For example, to transfer 10 bits of data, a 32-bit word must be written to this register. Bits 9-0 are shifted out and bits 31-10 are ignored. When the CSPI module is operating in Slave mode, zeros are shifted out when the FIFO is empty. Zeros are read when CSPI is disabled.

16.3.3.3 Control Register (CONREG)

The control register (CONREG) allows software to enable the CSPI module, configure its operating modes, specify the divider value, phase, and polarity of the clock, configure the Chip Select (SS) and SPI_RDY control signal, and define the transfer length.

Figure 16-6 shows the register. Table 16-8 describes the register fields.

Offset 0x0008 (CONREG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BURST LENGTH												0	DATA RATE		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	CHIP SELECT		0	0	DRCTL		SSPOL	SSCTL	PHA	POL	SMC	XCH	MODE	EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 16-6. CONREG Register Diagram

Table 16-8. CONREG Register Field Description

Field	Description
31–20 BURST LENGTH	Burst Length. This field defines the length of a SPI burst to be transferred. The Chip Select (SS) will remain asserted until all bits in a SPI burst are shifted out. A maximum of 2^12 bits can be transferred in a single SPI burst. In master mode, it controls the number of bits per SPI burst. Since the shift register always loads 32-bit data from transmit FIFO, only the n least-significant (n = BURST LENGTH + 1) will be shifted out. The remaining bits will be ignored. In slave mode, only when SSCTL is cleared, this field will take effect in the transfer. Number of Valid Bits in a SPI burst. 0x000 A SPI burst contains the 1 LSB in a word. 0x001 A SPI burst contains the 2 LSB in a word. 0x002 A SPI burst contains the 3 LSB in a word. ..... 0x01F A SPI burst contains all 32 bits in a word. 0x020 A SPI burst contains the 1 LSB in first word and all 32 bits in second word. 0x021 A SPI burst contains the 2 LSB in first word and all 32 bits in second word. ..... 0xFFE A SPI burst contains the 31 LSB in first word and 2^7 -1 words. 0xFFF A SPI burst contains 2^7 words.
19	Reserved
18–16 DATA RATE	SPI Data Rate Control. This field selects the baud rate of the SCLK based on a division of the reference clock. These bits allow the CSPI to synchronize with different external SPI devices. The max frequency is one quarter of the reference clock. The divide ratio is determined according to the following table using the equation: $2^{(n+2)}$. SPI Data Rate Control (Master Mode only) 000 Divide by 4. 001 Divide by 8. 010 Divide by 16. 011 Divide by 32. 100 Divide by 64. 101 Divide by 128. 110 Divide by 256. 111 Divide by 512.
15 –14	Reserved

Table 16-8. CONREG Register Field Description (Continued)

Field	Description
13 –12 CHIP SELECT	CHIP SELECT. Select one of four external SPI Master/Slave Devices. In master mode, these two bits select the external slave devices by asserting the Chip Select (SSn) outputs. Only the selected Chip Select (SSn) signal can be active at a given time; the remaining three signals will be negated. Chip Select 00 Chip Select 0 (SS0) will be asserted. 01 Chip Select 1 (SS1) will be asserted. 10 Chip Select 2 (SS2) will be asserted. 11 Chip Select 3 (SS3) will be asserted.
11–10	Reserved
9–8 DRCTL	SPI Data Ready Control. This field selects the utilization of the $\overline{\text{SPI\_RDY}}$ signal in master mode. CSPI checks this field before it starts an SPI burst. 00 The $\overline{\text{SPI\_RDY}}$ signal is a don't care. 01 Burst will be triggered by the falling edge of the SPI_RDY signal (edge-triggered). 10 Burst will be triggered by a low level of the SPI_RDY signal (level-triggered). 11 Reserved.
7 SSPOL	SPI SS Polarity Select. In both Master and Slave modes, this bit selects the polarity of the Chip Select (SS) signal. 0 Active low. 1 Active high.
6 SSCTL	SPI SS Wave Form Select. In master mode, this bit controls the output wave form of the Chip Select (SS) signal when SMC is cleared. The SSCTL bit will be ignored if the SMC (Start Mode Control) bit is set. 0 Only one SPI burst will be transmitted. 1 Negate Chip Select (SS) signal between SPI bursts. Multiple SPI bursts will be transmitted. The SPI transfer will automatically stop when the TXFIFO is empty. In slave mode, this bit controls when the SPI burst is completed. 0 A SPI burst is completed when the number of bits received in the shift register is equal to BURST LENGTH + 1. Only n least-significant bits (n = BURST LENGTH[4:0] + 1) of the first received word are valid. All bits subsequent to the first received word in RXFIFO are valid. 1 A SPI burst is completed by the Chip Select (SS) signal edges. (SSPOL = 0: rising edge; SSPOL = 1: falling edge) The RXFIFO is advanced whenever a Chip Select (SS) signal edge is detected or the shift register contains 32-bits of valid data.
5 PHA	SPI Clock/Data Phase Control. This bit controls the clock/data phase relationship. See Figure 16-19 for more information. 0 Phase 0 operation. 1 Phase 1 operation.
4 POL	SPI Clock Polarity Control. This bit controls the polarity of the SCLK signal. See Figure 16-19 for more information. 0 Active high polarity (0 = Idle). 1 Active low polarity (1 = Idle).
3 SMC	Start Mode Control. This bit applies only when the module is configured in Master mode (MODE = 1). It controls how the CSPI starts a SPI burst, either through the SPI exchange bit, or immediately when the TXFIFO is written to. 0 SPI Exchange Bit (XCH) controls when a SPI burst can start. Setting the XCH bit will start a SPI burst or multiple bursts. This is controlled by the SPI SS Wave Form Select (SSCTL) bit. See the XCH and SSCTL bit descriptions. 1 Immediately starts a SPI burst when data is written in TXFIFO.

Table 16-8. CONREG Register Field Description (Continued)

Field	Description
2 XCH	SPI Exchange Bit. This bit applies only when the module is configured in Master mode (MODE = 1). If the Start Mode Control (SMC) bit is cleared, writing a 1 to this bit starts one SPI burst or multiple SPI bursts according to the SPI SS Wave Form Select (SSCTL bit). The XCH bit remains set while either the data exchange is in progress, or when the CSPI is waiting for an active input if SPIRDY is enabled through DRCTL. This bit is cleared automatically when all data in the TXFIFO and the shift register has been shifted out. 0 Idle. 1 Initiates exchange (write) or busy (read).
1 MODE	SPI Function Mode Select. This bit selects the operating mode of the CSPI. 0 Slave mode. 1 Master mode.
0 EN	SPI Module Enable Control. This bit enables the CSPI module. This bit must be set before writing to other registers or initiating an exchange. Writing zero to this bit disables the module and resets the internal logic with the exception of the CONREG. The module's internal clocks are gated off whenever the module is disabled. 0 Disable the module. 1 Enable the module.

16.3.3.4 Interrupt Control Register (INTREG)

The interrupt control register (INTREG) enables the generation of interrupts to the host processor. If the CSPI is disabled, this register reads zero. Figure 16-7 shows the register. Table 16-9 describes the register fields.

Offset 0x000C (INTREG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	TCEN	ROEN	RFEN	RHEN	RREN	TFEN	THEN	TEEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 16-7. INTREG Register Diagram

Table 16-9. INTREG Register Field Description

Field	Description
31–8	Reserved
7 TCEN	Transfer Completed Interrupt enable. This bit enables the Transfer Completed Interrupt. 0 Disable 1 Enable
6 ROEN	RXFIFO Overflow Interrupt enable. This bit enables the RXFIFO Overflow Interrupt. 0 Disable 1 Enable

Table 16-9. INTREG Register Field Description (Continued)

Field	Description
5 RFEN	RXFIFO Full Interrupt enable. This bit enables the RXFIFO Full Interrupt. 0 Disable 1 Enable
4 RHEN	RXFIFO Half Full Interrupt enable. This bit enables the RXFIFO Half Full Interrupt. 0 Disable 1 Enable
3 RREN	RXFIFO Ready Interrupt enable. This bit enables the RXFIFO Ready Interrupt. 0 Disable 1 Enable
2 TFEN	TXFIFO Full Interrupt enable. This bit enables the TXFIFO Full Interrupt. 0 Disable 1 Enable
1 THEN	TXFIFO Half Empty Interrupt enable. This bit enables the TXFIFO Half Empty Interrupt. 0 Disable 1 Enable
0 TEEN	TXFIFO Empty Interrupt enable. This bit enables the TXFIFO Empty Interrupt. 0 Disable 1 Enable

16.3.3.5 DMA Control Register (DMAREG)

The direct memory access control register (DMAREG) provides software a way to use an on-chip DMA controller for CSPI data. Internal DMA request signals enable direct data transfers between the CSPI FIFOs and system memory. The CSPI sends out DMA requests when the appropriate FIFO conditions are matched.

If the CSPI is disabled, this register is read as 0. Figure 16-8 shows the register. Table 16-10 describes the register fields.

Offset 0x0010 (DMAREG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	RF DEN	RH DEN	0	0	TH DEN	TE DEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 16-8. DMAREG Register Diagram

Table 16-10. DMAREG Register Field Description

Field	Description
31–6	Reserved
5 RFDEN	RXFIFO Full DMA Request Enable. This bit enables/disables the RXFIFO Full DMA Request. 0 Disable 1 Enable
4 RHDEN	RXFIFO Half Full DMA Request Enable. This bit enables/disables the RXFIFO Half Full DMA Request. 0 Disable 1 Enable
3–2	Reserved
1 THDEN	TXFIFO Half Empty DMA Request Enable. This bit enables/disables the TXFIFO Half Empty DMA Request. 0 Disable 1 Enable
0 TEDEN	TXFIFO Empty DMA Request Enable. This bit enables/disables the TXFIFO Empty DMA Request. 0 Disable 1 Enable

16.3.3.6 Status Register (STATREG)

The CSPI status register (STATREG) reflects the status of the CSPI module's operating condition. If the CSPI is disabled, this register reads 0x0000_0003. Figure 16-9 shows the register. Table 16-11 describes the register fields.

Offset 0x0014 (STATREG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	TC	RO	RF	RH	RR	TF	TH	TE
W									w1c							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Figure 16-9. STATREG Register Diagram

Table 16-11. STATREG Register Field Description

Field	Description
31–8	Reserved
7 TC	Transfer Completed Status bit. Writing 1 to this bit clears it. 0 Transfer in progress. 1 Transfer completed.

Table 16-11. STATREG Register Field Description (Continued)

Field	Description
6 RO	RXFIFO Overflow. When set, this bit indicates that RXFIFO has overflowed. 0 RXFIFO has no overflow. 1 RXFIFO has overflowed.
5 RF	RXFIFO Full. This bit is set when the RXFIFO is full. 0 Not Full. 1 Full.
4 RH	RXFIFO Half Full. This bit is set when the RXFIFO reaches half full. 0 Less than 4 words are stored in RXFIFO. 1 Four or more words are available in RXFIFO.
3 RR	RXFIFO Ready. This bit is set when one or more words are stored in the RXFIFO. 0 No valid data in RXFIFO. 1 More than 1 word in RXFIFO.
2 TF	TXFIFO Full. This bit is set when if the TXFIFO is full. 0 TXFIFO is not Full. 1 TXFIFO is Full.
1 TH	TXFIFO Half empty. This bit is set when the TXFIFO reaches half empty. 0 TXFIFO holds more than 4 words. 1 TXFIFO holds 4 or fewer words.
0 TE	TXFIFO Empty. This bit is set if the TXFIFO is empty. 0 TXFIFO contains one or more words. 1 TXFIFO is empty.

16.3.3.7 Sample Period Control Register (PERIODREG)

The sample period control register (PERIODREG) provides software a way to insert delays (wait states) between consecutive SPI transfers. Control bits in this register select the clock source for the sample period counter and the delay count indicating the number of wait states to be inserted between data transfers.

The delay counts apply only when the module is configured in Master mode (CONREG[MODE] = 1).

Figure 16-10 shows the register. Table 16-12 describes the register fields.

Offset 0x0018 (PERIODREG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CSRC	SAMPLE PERIOD														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 16-10. PERIODREG Register Diagram

Table 16-12. PERIODREG Register Field Description

Field	Description
31–16	Reserved
15 CSRC	Clock Source Control. This bit selects the clock source for the sample period counter. 0 SPI Clock (SCLK) 1 Low-Frequency Reference Clock (32.768 KHz)
14–0 SAMPLE PERIOD	Sample Period Control. These bits control the number of wait states to be inserted in data transfers. During the idle clocks, the state of the SS output will operate according to the SSCTL control field in the CONREG register. 0x0000 0 wait states inserted 0x0001 1 wait state inserted .... 0x7FFE 32766 wait states inserted 0x7FFF 32767 wait states inserted

16.3.3.8 Test Control Register (TESTREG)

The test control register (TESTREG) provides software a mechanism to internally connect the receive and transmit devices of the CSPI module, swap the byte order for receive data, and monitor the contents of the receive and transmit FIFO.

Figure 16-11 shows the register. Table 16-13 describes the register fields.

Offset 0x001C (TESTREG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SWAP	LBC	0	0	—				RXCNT				TXCNT			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 16-11. TESTREG Register Diagram

Table 16-13. TESTREG Register Field Description

Field	Description
31–16	Reserved
15 SWAP	Data Swap. This bit is used to swap data as it is read from the RXFIFO. When this bit is set, data read from RXFIFO is swapped. RXDATA[31:0] is swapped as follows: {RXDATA[7:0],RXDATA[15:8], RXDATA[23:16],RXDATA[31:24]} 0 Data read from RXFIFO is unchanged. 1 Data read from RXFIFO is swapped.

Table 16-13. TESTREG Register Field Description (Continued)

Field	Description
14 LBC	Loop Back Control. This bit is used in Master mode only. When this bit is set, the CSPI module connects the transmitter and receiver sections internally, and the data shifted out from the most-significant bit of the shift register is looped back into the least-significant bit of the Shift register. In this way, a self-test of the complete transmit/receive path can be made. The output pins are not affected, and the input pins are ignored. 0 Not connected. 1 Transmitter and receiver sections internally connected for Loopback.
13–12	Reserved
11–8	Reserved, all bits should be ignored.
7–4 RXCNT	RXFIFO Counter. These bits indicate the number of words in RXFIFO. RXFIFO Counter 0000 0 word in RXFIFO 0001 1 word in RXFIFO .... 0111 7 words in RXFIFO 1000 8 words in RXFIFO
3–0 TXCNT	TXFIFO Counter. These bits indicate the number of words in TXFIFO. TXFIFO Counter 0000 0 word in TXFIFO 0001 1 word in TXFIFO .... 0111 7 words in TXFIFO 1000 8 words in TXFIFO

16.4 Functional Description

This section provides a complete functional description of the CSPI. Figure 16-12 shows the relationship of SCLK and data lines while CSPI has been configured with different POL and PHA settings.



Figure 16-12. CSPI SCLK, MISO, and MOSI Relationship

16.4.1 Operating Modes

CSPI has two operating modes, master mode and slave mode. This section describes all functional operation modes of the CSPI.

16.4.1.1 Master Mode

When the CSPI module is configured as a master, it uses a serial link to transfer data between the CSPI and an external slave device. One of the Chip Select (SS) signals and the clock signal (SCLK) are used to transfer data between two devices. If the external device is a transmit-only device, the CSPI master's output port can be ignored and used for other purposes. In order to use the internal TXFIFO and RXFIFO, two auxiliary output signals, Chip Select (SS) and SPI_RDY, are used for data transfer rate control. Software can also configure the sample period control register to a fixed data transfer rate.

16.4.1.2 Slave Mode

When the CSPI module is configured as a slave, software can configure the CSPI Control register to match the external SPI master's timing. In this configuration, Chip Select ($\overline{SS}$) becomes an input signal, and is used to control data transfers through the Shift register, as well as to load/store the data FIFO.

16.4.2 Low Power Modes

The CSPI module does not operate under low power mode. It holds its operation when its clock is gated off in master mode. In slave mode, the CSPI module does not respond when its clock is gated off.

16.4.3 Operations

This section describes the CSPI's operations.

16.4.3.1 Typical Master Mode

The CSPI master uses the Chip Select (SS) signal to enable an external SPI device, and uses the SCLK signal to transfer data in and out of the Shift register. The SPI_RDY enables fast data communication with fewer software interrupts. By programming the PERIODREG register accordingly, the CSPI can be used for a fixed data transfer rate.

When the CSPI module is in Master mode the SS, SCLK, and MOSI are output signals, and the MISO signal is an input. Figure 16-13 shows a typical SPI burst.



Figure 16-13. Typical SPI Burst (8-bit Transfer)

In Figure 16-13, the Chip Select (SS) signal enables the selected external SPI device, and the SCLK synchronizes the data transfer. The MOSI and MISO signals change on rising edge of SCLK and the MISO signal is latched on the falling edge of the SCLK. Figure 16-13 shows a data of 0xD2 is shifted out, and a data of 0x66 is shifted in.

16.4.3.1.1 Master Mode with SPI_RDY

By default, the CSPI does not use the SPI_RDY signal in master mode (MODE =1). A SPI burst begins when the following events happen:

- The CSPI is enabled, TXFIFO has data in it, and CONREG[XCH] bit or the CONREG[SMC] bit is set.
- When the SPI Data Ready Control (CONREG[DRCTL]) bits contains either 01 or 10, the SPI_RDY signal controls when a SPI burst starts.

A SPI burst is defined as a bus transaction that starts when the slave select is asserted and ends when the slave select is negated. The Chip Select (SS) signal will remain asserted until all the bits in a SPI burst are shifted out.

If CONREG[DRCTL] is set to 01, the SPI burst can be triggered only if a falling edge of the SPI_RDY signal has been detected. Figure 16-14 shows the relationship between a SPI burst and the falling edge of SPI_RDY signal.



Figure 16-14. Relationship Between a SPI Burst and SPI_RDY: Falling-Edge Triggered

A SPI burst does not start until the falling edge of the SPI_RDY signal is detected. The next SPI burst starts when the next SPI_RDY falling edge is detected, after the last burst has finished.

If SPI Data Ready Control (CONREG[DRCTL]) is set to 10, the SPI burst can be triggered only if the SPI_RDY signal is low. Figure 16-15 shows the relationship between a SPI burst and the SPI_RDY signal. The SPI burst does not begin until the SPI_RDY signal goes low. The CSPI will keep transmitting SPI burst if the SPI_RDY signal remains low.



Figure 16-15. Relationship Between a SPI Burst and SPI_RDY: Low-Level Triggered

16.4.3.1.2 Master Mode with Wait States

Wait states can be inserted between SPI bursts. This provides a way for software to slow down the SPI burst to meet the timing requirements of a slower SPI device. Figure 16-16 shows wait states inserted between SPI bursts.



Figure 16-16. SPI Bursts with Wait States

In this case, the number of wait states is controlled by PERIODREG[SAMPLE PERIOD] and the wait states' clock source is selected by PERIODREG[CSRC].

16.4.3.1.3 Master Mode with SSCTL Control

The SPI SS Control (SSCTL) bit controls whether the current operation is single burst or multiple bursts. When the SPI SS Wave Form Select (SSCTL) bit is set, the current operation is multiple bursts transfer. When the SPI SS Wave Form Select (SSCTL) bit is cleared, the current operation is single burst transfer. A SPI burst can contains multiple words as defined in the BURST LENGTH field of the CONREG register.

Figure 16-17 shows one SPI burst while SSCTL is clear.



Figure 16-17. SPI Burst While SSCTL is Clear

In Figure 16-17, two 8-bit bursts in the TXFIFO have been combined and transmitted in one SPI burst. The maximum length of a single SPI burst is defined in the BURST LENGTH field of the CONREG control register. (Figure 16-17 corresponds to a BURST LENGTH of 8.) This provides a way for transferring a longer SPI burst by writing data into TXFIFO while the CSPI is transmitting.

Figure 16-18 shows two SPI bursts are transmitted while SSCTL is set.



Figure 16-18. SPI Bursts While SSCTL is Set

In Figure 16-18, two FIFO entries are transmitted, one entry with each SPI burst. The CSPI will continue to transmit SPI bursts until the TXFIFO is empty. When wait states can be inserted between SPI bursts, the SS will negate between SPI bursts until the wait states finish.

16.4.3.1.4 Master Mode with Phase Control

The Phase Control (CONREG[PHA]) bit controls how the transmit data shifts out and the receive data shifts in.

When the Phase control (CONREG[PHA]) bit is set, the transmit data will shift out on the rising edge of SCLK, and the receive data is latched on the falling edge of SCLK. The most-significant bit is output on the first rising SCLK edge.

When CONREG[PHA] is cleared, the transmit data is shifted out on the falling edge of SCLK and the receive data is latched on the rising edge of SCLK. The MSB is output when the host processor loads the transmitted data.

Inverting the SCLK polarity does not impact the edge-triggered operations because they are internal to the serial peripheral interface master. Figure 16-19 shows a SPI burst using different POL and PHA configurations.



Figure 16-19. SPI Burst with Different POL and PHA Configurations

16.4.3.2 Typical Slave Mode

When the CSPI module is configured as a slave (Mode = 0), software can configure the CSPI control register to match the external SPI master's timing. In this configuration, SS becomes an input signal, and is used to latch data in and out of the internal data shift registers, as well as to advance the data FIFO.

The SS, SCLK, and MOSI are inputs and MISO is output. Most of the timing diagrams are similar to the diagrams shown previously for the SPI in Master mode (Mode = 1), because the inputs come from a SPI master device.

However, the timing is different when SS is used to advance the data FIFO. When the SSCTL is set while the CSPI is configured in Slave mode, the data FIFO will advance on the rising edge of the SS signal. When the polarity is reversed (SSPOL = 1), the data FIFO will advance on the falling edge of the SS signal.

Figure 16-20 shows a SPI burst in which the data FIFO is advanced by the rising edge of the SS signal.



Figure 16-20. Advancing the Data FIFO on the Rising Edge of SS

In the above case, only the most significant 7 bits are loaded to the RXFIFO.

16.4.4 Clocks

This section describes clocks and special clocking requirements of the module.

CSPI has the following clock inputs:

- Reference Clock is the reference clock.
- Low-Frequency Reference Clock is a 32KHz input clock optionally used for counting wait states.

16.4.5 Reset

Whenever a device reset occurs, a reset is performed on the CSPI module, resetting all registers to their default values.

Software can reset the module using the CONREG[EN] bit; see Section 16.3.3.3, “Control Register (CONREG).”

16.4.6 Interrupts

Interrupt control provides a way to manage the CSPI FIFOs:

- For transmitting data, software can enable the *TXFIFO empty*, *TXFIFO half*, and *TXFIFO full* interrupts to maintain the TXFIFO using an interrupt service routine.
- For receiving data, software can enable the *RXFIFO ready*, *RXFIFO half*, and *RXFIFO full* interrupts to retrieve data from the RXFIFO using an interrupt service routine.

Other interrupt sources can be used to control or debug the SPI bursts:

- The *transfer-completed* interrupt means that there is no data left in the TXFIFO and that the data in the shift register has been shifted out.
- The *RXFIFO overflow* interrupt means that the RXFIFO received more than8 words and will not accept any other words.

Figure 16-21 shows a program sequence of SPI bursts using interrupt control.



Figure 16-21. Program Sequence of SPI Burst Using Interrupt Control

16.4.7 DMA

DMA control provides another method to utilize the FIFOs in the CSPI module. By using DMA request and acknowledge signals, larger amounts of data can be transferred and reduce interrupts and host processor loading. When the appropriate conditions are matched, the module sends out a DMA request, and the DMA can deal with the following conditions:

- TXFIFO empty
- TXFIFO half
- RXFIFO half
- RXFIFO full

Figure 16-22 shows a program sequence of SPI bursts using DMA control.



Figure 16-22. Program Sequence of SPI Burst Using DMA

16.4.8 Byte Order

Software can swap bytes for receive data using the TESTREG[SWAP] bit; see Section 16.3.3.8, "Test Control Register (TESTREG)."

16.5 Initialization

This section provides initialization information for CSPI.

To initialize the module:

1. Clear the EN bit in CONREG to reset the module.
2. Enable the clocks for CSPI.
3. Set the EN bit in CONREG to put CSPI out of reset.
4. Configure corresponding IOMUX for CSPI external signals.
5. Configure registers of CSPI properly according to the specifications of the external SPI device.

16.6 Applications

Figure 16-23 shows two flowcharts for the master and slave mode of operations supported by the CSPI module.



Figure 16-23. Flowchart of the CSPI Operation

Example 16-1 shows example code of CSPI operation using ARM instructions.

Example 16-1. CSPI Operation using ARM Instructions

```
LDR R0, =CSPI_BASE_ADDRESS; Load CSPI Base Address to R0
LDR R1, =0x01F00003; Master Mode, 32-bit transaction
STR R1, [R0, #0x08]
LDR R1, =0x00000011; Enable RXFIFO half and TXFIFO empty
STR R1, [R0, #0x0C]; interrupt (Alternatively with DMA Mode)
LDR R1, =0x00000011; Enable RXFIFO half and TXFIFO empty
STR R1, [R0, #0x10]; DMA (Alternatively with interrupt)
LDR R5, =0x05     ; R5 as number of words to be transferred.
```

```
        LDR R1, =0x11111111; R1 as increment to generate the data.
        LDR R2, =0x12345678; R2 load the data to be transferred.
Loop_00
        STR R2, [R2,#0x04]; Store data into TXFIFO.
        ADD R2, R2, R1    ; Generating next data to be transferred.
        SUB R5, R5, #1    ; Decrease the R5.
        CMP R5, #0x00     ; Check R5 if it is zero.
        BNE Loop_00       ; Loop until R5 is zero.
        LDR R1, =0x01F00007; set XCH bit to start transaction.
        STR R1, [R0, #0x08]
Loop_01
        LDR R1, [R0, #0x08]; check XCH bit if it is cleared.
        LDR R2, =0x00000004
        AND R1, R2, R1
        CMP R1, #0x00
        BEQ PASS_00       ; if XCH bit is cleared then finish.
        B Loop_01         ; if it isn't cleared then continue loop
        LDR R1, [R0, #0x00]; Read data from RXFIFO.
```

Chapter 17
External Memory Interface (EMI)

The EMI provides the ability to connect the system to a wide variety of memory devices. This chapter contains technical information about the operation and configuration of the chip's EMI module, to allow the designer to quickly integrate external memory devices into new and existing designs. The chapter covers the following topics:

17.1 Overview

The EMI controls all IC external memory accesses (read/write/erase/program) from all the masters in the system to different external memories. All accesses are arbitrated by the multi-master memory interface (M3IF) submodule and controlled by the respective memory controller.

The EMI contains the following external memory controllers to support different types of memory devices:

- Enhanced SDRAM/LPDDR memory controller (ESDRAMC, also known as ESDRAMC/MDDRC, or ESDCTL/MDDRC). The ESDRAMC and ESDCTL mnemonics are equivalent; for historical reasons they are alternately used throughout the document.
- NAND Flash memory controller (NFC).
- Wireless external interface module (WEIM), which supports SRAM, PSRAM, and NOR Flash memory devices.

Figure 17-1 is a top-level diagram of the EMI that shows the functional organization of the block.



Figure 17-1. EMI System Block Diagram

17.1.1 Features

The EMI includes the following features:

- Multimaster memory interface (M3IF)
  - Supports multiple requests from up to 8 masters through input ports interface.
  - Supports memory snooping: monitors a region of size 2 Kbytes–16 Mbytes in external memory for write accesses.
  - Supports memory watermark protection for up to 8 different chip selects for hardware-preselected masters.
- Enhanced SDRAM controller (ESDRAMC) / LPDDR controller (MDDRC)
  - Up to 2 chip selects (due to sharing of pins, 2 chip selects are supported only when the WEIM CS2 and CS3 are not is use).
  - Support x32/x16 SDR SDRAM (up to 2 Gb @133 MHz)
  - Support x32/x16 LPDDR SDRAM (up to 2 Gb @ 266 MHz)
- NAND Flash controller (NFC)
  - Supports 8- and 16-bit NAND FLASH (up to 2 GB address space)
  - Internal 4.5 Kbyte RAM buffer.
- Wireless external interface memory controller (WEIM)
  - Up to five chip selects (due to sharing of pins, five chip selects are supported only when both ESDCTL/MDDRC and NAND FLASH chip selects are not in use).
  - Supports x16/x32 multiplexed/non-multiplexed mode for PSRAM and NOR Flash memory devices.
- Different memory controllers are accessible via AHB
- Pins are shared among memory controllers via the EMI AHB multiplexer and the EMI I/O multiplexer

17.2 EMI Input/Output Signals

Table 17-1 lists all of the EMI input and output signals. For the detailed description of each signal function, see the relevant module chapter in this document.

Table 17-1. EMI Signal Properties

Name	Port	Function	Reset State
AHB Interface Outputs			
M3IF_HREADY_M0	O	AHB access completion strobe to master #0	1
M3IF_HREADY_M1	O	AHB access completion strobe to master #1	1
M3IF_HREADY_M2	O	AHB access completion strobe to master #2	1
M3IF_HREADY_M3	O	AHB access completion strobe to master #3	1
M3IF_HREADY_M4	O	AHB access completion strobe to master #4	1

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
M3IF_HREADY_M5	O	AHB access completion strobe to master #5	1
M3IF_HREADY_M6	O	AHB access completion strobe to master #6	1
M3IF_HREADY_M7	O	AHB access completion strobe to master #7	1
M3IF_HRESP_M0	O	AHB error response to master #0	0
M3IF_HRESP_M1	O	AHB error response to master #1	0
M3IF_HRESP_M2	O	AHB error response to master #2	0
M3IF_HRESP_M3	O	AHB error response to master #3	0
M3IF_HRESP_M4	O	AHB error response to master #4	0
M3IF_HRESP_M5	O	AHB error response to master #5	0
M3IF_HRESP_M6	O	AHB error response to master #6	0
M3IF_HRESP_M7	O	AHB error response to master #7	0
M3IF_HRDATA_M0	O	AHB read data bus to master #0 (bus size is determined by system configuration)	0
M3IF_HRDATA_M1	O	AHB read data bus to master #1 (bus size is determined by system configuration)	0
M3IF_HRDATA_M2	O	AHB read data bus to master #2 (bus size is determined by system configuration)	0
M3IF_HRDATA_M3	O	AHB read data bus to master #3 (bus size is determined by system configuration)	0
M3IF_HRDATA_M4	O	AHB read data bus to master #4 (bus size is determined by system configuration)	0
M3IF_HRDATA_M5	O	AHB read data bus to master #5 (bus size is determined by system configuration)	0
M3IF_HRDATA_M6	O	AHB read data bus to master #6 (bus size is determined by system configuration)	0
M3IF_HRDATA_M7	O	AHB read data bus to master #7 (bus size is determined by system configuration)	0
M3IF and ESDRAMC/MDDRC Outputs			
IPP_DO_SDRC_SDCKE[1:0]	O	SDRAM/LPDDR clock enable	0
IPP_DO_EMI_DQM[3:0]	O	SDRAM data mask strobes. DQM0 corresponds to DQ0–DQ7, DQM1 corresponds to DQ8–DQ15, DQM2 corresponds to DQ16–DQ23 and DQM3 corresponds to DQ24–DQ31.	0
IPP_DO_DQS[3:0]	O	LPDDR data sample strobes for write accesses. DQS0 corresponds to DQ0–DQ7, DQS1 corresponds to DQ8–DQ15, DQS2 corresponds to DQ16–DQ23 and DQS3 corresponds to DQ24–DQ31.	0
IPP_OBE_DQS	O	DQS output enable strobe	0
IPP_DO_E M I _ADDR[25:0]	O	WEIM Address [25:0] multiplexed with SDR[13:0] (except for SDR[10])	0

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
IPP_DO_SDBA[1:0]	O	SDRAM/LPDDR bank address bits	0
IPP_DO_M3IF_MA10	O	SDRAM/LPDDR address bit A10	0
IPP_DO_M3IF_CAS_B	O	SDRAM/LPDDR CAS strobe	1
IPP_DO_M3IF_RAS_B	O	SDRAM/LPDDR RAS strobe	1
IPP_DO_SDRC	O	SDRAM/LPDDR WE strobe	1
M3IF_CHOOSEN_MASTER[2:0]	O	M3IF arbitration chosen master (for debug)	3
IPP_DO_SDRC_SDCLK	O	SDRAM/LPDDR clock (up to 133MHz)	0
LPACK	O	Low power mode acknowledge; toward CCM	1
SDRC_SF_WACK	O	Memory wakeup acknowledge indication to WDOG	0
NFC Ouputs			
IPI_INT_NFC_B	0	NFC interrupt (indicating an access completion)	1
IPP_NFC_ALE_OUT	O	NFC out NF_ALE	0
IPP_NFC_CE0_OUT	O	NFC out NF_CE0	0
IPP_NFC_CE1_OUT	O	NFC out NF_CE1	0
IPP_NFC_CE2_OUT	O	NFC out NF_CE2	0
IPP_NFC_CE3_OUT	O	NFC out NF_CE3	0
IPP_NFC_CLE_OUT	O	NFC out NF_CLE	0
IPP_NFC_RE_OUT	O	NFC out NF_RE	0
IPP_NFC_WE_OUT	O	NFC out NF_WE	0
IPP_NFC_WP_OUT	O	NFC out NF_WP	0
WEIM Outputs			
IPP_DO_WEIM_CS_B0	O	WEIM CS0 chip select toward I/O multiplexer/pins	1
IPP_DO_WEIM_CS_B1	O	WEIM CS1 chip select toward I/O multiplexer/pins	1
IPP_DO_WEIM_CS_B2_CSD0	O	WEIM CS2 or ESDRAMC/MDDRC CSD0 chip select toward I/O multiplexer/pins	1
IPP_DO_WEIM_CS_B3_CSD1	O	WEIM CS2 or ESDRAMC/MDDRC CSD1 chip select toward I/O multiplexer/pins	1
IPP_DO_WEIM_CS_B4	O	WEIM CS4 chip select toward I/O multiplexer/pins	1
IPP_DO_WEIM_CS_B5	O	WEIM CS5 chip select toward I/O multiplexer/pins	1
IPP_DO_WEIM_BCLK	O	WEIM Burst Clock	0
IPP_DO_WEIM_LBA_B	O	WEIM Load Burst Address (LBA)	1
IPP_DO_WEIM_RW_B	O	WEIM read/write strobe	1

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
Global Ouputs			
M3IF_DMA_ACCESS	O	Snooping detection indication toward IPU module	0
IPP_OBE_DDR_EN	O	LPDDR active indication to ESDRAMC/MDDRC DATA pins	0
IPP_DO_EMI_ADDR[25:0]	O	EMI address out toward I/O multiplexer/pins	0
IPP_DO_NFC_WEIM_IO_DATA_OUT[15:0]	O	EMI WEIM/NFC data out toward I/O multiplexer/pins	0
IPP_DO_EMI_DATA[31:0]	O	EMI SDRAM/DDR data out toward I/O multiplexer/pins	0
IPP_OBE_EMI_DATA_DIR	O	EMI SDRAM/DDR data direction toward I/O multiplexer/pins	0
IPP_OBE_NFC_DIR_HIGH	O	EMI (NFC, WEIM) data direction toward I/O multiplexer/pins	0
IPP_OBE_NFC_DIR_LOW	O	EMI (NFC, WEIM) data direction toward I/O multiplexer/pins	0
IPP_DO_EMI_EB_B[1:0]	O	WEIM enable byte out toward I/O multiplexer/pins	0
IPP_DO_EMI_OE_B	O	EMI output enable toward I/O multiplexer/pins	0
IPP_OBE_IO_ADDR_DIR[1:0]	O	EMI output enable (dir) toward I/O ADDR/WEIM multiplexed DATA multiplexer/pins	0
AHB Interface Inputs			
M3IF_HADDR_M0[31:0]	I	AHB address bus from master #0	0
M3IF_HADDR_M1[31:0]	I	AHB address bus from master #1	0
M3IF_HADDR_M2[31:0]	I	AHB address bus from master #2	0
M3IF_HADDR_M3[31:0]	I	AHB address bus from master #3	0
M3IF_HADDR_M4[31:0]	I	AHB address bus from master #4	0
M3IF_HADDR_M5[31:0]	I	AHB address bus from master #5	0
M3IF_HADDR_M6[31:0]	I	AHB address bus from master #6	0
M3IF_HADDR_M7[31:0]	I	AHB address bus from master #7	0
M3IF_HWDATA_M0	I	AHB write data bus from master #0 (bus size is determined by system configuration). In case this master is a read only-master this signal is not routed as an EMI output.	0
M3IF_HWDATA_M1	I	AHB write data bus from master #1 (bus size is determined by system configuration)	0
M3IF_HWDATA_M2	I	AHB write data bus from master #2 (bus size is determined by system configuration)	0
M3IF_HWDATA_M3	I	AHB write data bus from master #3 (bus size is determined by system configuration)	0
M3IF_HWDATA_M4	I	AHB write data bus from master #4 (bus size is determined by system configuration)	0

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
M3IF_HWDATA_M5	I	AHB write data bus from master #5 (bus size is determined by system configuration)	0
M3IF_HWDATA_M6	I	AHB write data bus from master #6 (bus size is determined by system configuration)	0
M3IF_HWDATA_M7	I	AHB write data bus from master #7 (bus size is determined by system configuration)	0
M3IF_HBURST_M0[2:0]	I	AHB burst size bus from master #0	0
M3IF_HBURST_M1[2:0]	I	AHB burst size bus from master #1	0
M3IF_HBURST_M2[2:0]	I	AHB burst size bus from master #2	0
M3IF_HBURST_M3[2:0]	I	AHB burst size bus from master #3	0
M3IF_HBURST_M4[2:0]	I	AHB burst size bus from master #4	0
M3IF_HBURST_M5[2:0]	I	AHB burst size bus from master #5	0
M3IF_HBURST_M6[2:0]	I	AHB burst size bus from master #6	0
M3IF_HBURST_M7[2:0]	I	AHB burst size bus from master #7	0
M3IF_HSIZE_M0[1:0]	I	AHB data transfer width bus from master #0	0
M3IF_HSIZE_M1[1:0]	I	AHB data transfer width bus from master #1	0
M3IF_HSIZE_M2[1:0]	I	AHB data transfer width bus from master #2	0
M3IF_HSIZE_M3[1:0]	I	AHB data transfer width bus from master #3	0
M3IF_HSIZE_M4[1:0]	I	AHB data transfer width bus from master #4	0
M3IF_HSIZE_M5[1:0]	I	AHB data transfer width bus from master #5	0
M3IF_HSIZE_M6[1:0]	I	AHB data transfer width bus from master #6	0
M3IF_HSIZE_M7[1:0]	I	AHB data transfer width bus from master #7	0
M3IF_HBSTRB_M0	I	Byte lane (8) bus from master #0 (bus size is determined by system configuration)	0
M3IF_HBSTRB_M1	I	Byte lane (8) bus from master #1 (bus size is determined by system configuration)	0
M3IF_HBSTRB_M2	I	Byte lane (4) bus from master #2 (bus size is determined by system configuration)	0
M3IF_HBSTRB_M3	I	Byte lane (4) bus from master #3 (bus size is determined by system configuration)	0
M3IF_HBSTRB_M4	I	Byte lane (4) bus from master #4 (bus size is determined by system configuration)	0
M3IF_HBSTRB_M5	I	Byte lane (4) bus from master #5 (bus size is determined by system configuration)	0
M3IF_HBSTRB_M6	I	Byte lane (4) bus from master #6 (bus size is determined by system configuration)	0

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
M3IF_HBSTRB_M7	I	Byte lane (4) bus from master #7 (bus size is determined by system configuration)	0
M3IF_HTRANS_M0[1:0]	I	AHB transfer state bus from master #0	0
M3IF_HTRANS_M1[1:0]	I	AHB transfer state bus from master #1	0
M3IF_HTRANS_M2[1:0]	I	AHB transfer state bus from master #2	0
M3IF_HTRANS_M3[1:0]	I	AHB transfer state bus from master #3	0
M3IF_HTRANS_M4[1:0]	I	AHB transfer state bus from master #4	0
M3IF_HTRANS_M5[1:0]	I	AHB transfer state bus from master #5	0
M3IF_HTRANS_M6[1:0]	I	AHB transfer state bus from master #6	0
M3IF_HTRANS_M7[1:0]	I	AHB transfer state bus from master #7	0
M3IF_HWRITE_M0	I	AHB read/write signal from master #0	0
M3IF_HWRITE_M1	I	AHB read/write signal from master #1	0
M3IF_HWRITE_M2	I	AHB read/write signal from master #2	0
M3IF_HWRITE_M3	I	AHB read/write signal from master #3	0
M3IF_HWRITE_M4	I	AHB read/write signal from master #4	0
M3IF_HWRITE_M5	I	AHB read/write signal from master #5	0
M3IF_HWRITE_M6	I	AHB read/write signal from master #6	0
M3IF_HWRITE_M7	I	AHB read/write signal from master #7	0
M3IF_HPROT_M0	I	AHB protection mode signal from master #0	0
M3IF_HPROT_M1	I	AHB protection mode signal from master #1	0
M3IF_HPROT_M2	I	AHB protection mode signal from master #2	0
M3IF_HPROT_M3	I	AHB protection mode signal from master #3	0
M3IF_HPROT_M4	I	AHB protection mode signal from master #4	0
M3IF_HPROT_M5	I	AHB protection mode signal from master #5	0
M3IF_HPROT_M6	I	AHB protection mode signal from master #6	0
M3IF_HPROT_M7	I	AHB protection mode signal from master #7	0
M3IF_HUNALIGN_M0	I	Unalign access signal from master #0	0
M3IF_HUNALIGN_M1	I	Unalign access signal from master #1	0
M3IF_HUNALIGN_M2	I	Unalign access signal from master #2	0
M3IF_HUNALIGN_M3	I	Unalign access signal from master #3	0
M3IF_HUNALIGN_M4	I	Unalign access signal from master #4	0
M3IF_HUNALIGN_M5	I	Unalign access signal from master #5	0
M3IF_HUNALIGN_M6	I	Unalign access signal from master #6	0

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
M3IF_HUNALIGN_M7	I	Unalign access signal from master #7	0
M3IF and ESDRAMC/MDDRC Inputs			
M3IF_HCLK	I	M3IF AHB system clock up to 133MHz	0
HCLK32	I	32 KHz clock for ESDRAMC refresh counter	0
IPP_IND_SDRC_SDCLK_FB	I	SDRAM/LPDDR feedback clock (up to 133MHz)	0
LPMD	I	Low power mode indication signal, “0”=STOP, “1”=RUN.	1
IPP_IND_DQS[3:0]	I	LPDDR data sample strobes for read accesses. DQS0 corresponds to DQ0–DQ7, DQS1 corresponds to DQ8–DQ15, DQS2 corresponds to DQ16–DQ23 and DQS3 corresponds to DQ24–DQ31.	0
SDCTL_CSD0_SEL_B	I	SDRAM/LPDDR CSD0 select multiplexed with CS2 (configurable via the system control register, FMCR)	0
SDCTL_CSD1_SEL_B	I	SDRAM/LPDDR CSD1 select multiplexed with CS3 (configurable via the system control register, FMCR)	0
NFC Inputs			
NF16_BOOT_B	I	Boot mode source is 16 bit NAND Flash memory.	Application dependent
NF8_BOOT_B	I	Boot mode source is 8-bit NAND Flash memory.	Application dependent
NF_16BIT_SEL	I	16-bit NAND Flash memory is use indication.	0
NFC_HCLK	I	NFC AHB input clock	0
NFC_RD_OE	I	NFC read output enable controls the direction of data bus	0
IPP_IND_FLASH_CLK	I	NAND Flash side clock with period of 40 nS	0
IPP_IND_NFC_RB_IN	I	NFC in NF_RB	0
WEIM Inputs			
WEIM_BOOT_CFG[2:0]	I	WEIM boot mode select (from ccm) For detailed boot description see the WEIM specification	Application dependent
IPP_IND_WEIM_ECB_B	I	WEIM end current burst	1
WEIM_HCLK	I	WEIM AHB input clock	0
IPP_IND_WEIM_DTACK_B	I	External DTACK acknowledge	1
Global Inputs			
IPP_IND_RESETB	I	Reset signal	1
IPP_IND_NFC_READ_DATA_IN [15:0]	I	External memories (non SDRAM) read data in from I/O multiplexer/pins	0
IPP_IND_EMI_DATA_IN [31:0]	I	EMI SDRAM/DDR data in from I/O multiplexer/pins	0

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
IPP_IND_ADDR_IN[15:0]	I	EMI WEIM multiplexed data in from I/O multiplexer/pins.	0
M3IF_BIGEND_M0	I	Endian mode signal from master #0	Master dependent
M3IF_BIGEND_M1	I	Endian mode signal from master #1	Master dependent
M3IF_BIGEND_M2	I	Endian mode signal from master #2	Master dependent
M3IF_BIGEND_M3	I	Endian mode signal from master #3	Master dependent
M3IF_BIGEND_M4	I	Endian mode signal from master #4	Master dependent
M3IF_BIGEND_M5	I	Endian mode signal from master #5	Master dependent
M3IF_BIGEND_M6	I	Endian mode signal from master #6	Master dependent
M3IF_BIGEND_M7	I	Endian mode signal from master #7	Master dependent
WATERMARK_PORT[7:0]	I	Selects the watermark ports. If watermark is not enabled this port is not routed as EMI port.	0
IPI_INT_WATERMARK		Watermark interrupt. If watermark is not enabled this port is not routed as EMI port.	0
WARM_RESET	I	Warm reset indication. If ESDRAMC doesn't support warm_reset, than this port is not routed as EMI port.	0
M3IF_HMASTLOCK_M0	—	Master arbitration locking signal	0
M3IF_HMASTLOCK_M1	—	Master arbitration locking signal	0
M3IF_HMASTLOCK_M2	—	Master arbitration locking signal	0
M3IF_HMASTLOCK_M3	—	Master arbitration locking signal	0
M3IF_HMASTLOCK_M4	—	Master arbitration locking signal	0
M3IF_HMASTLOCK_M5	—	Master arbitration locking signal	0
M3IF_HMASTLOCK_M6	—	Master arbitration locking signal	0
M3IF_HMASTLOCK_M7	—	Master arbitration locking signal	0
DMA_REQ	—	NFC DMA request	0
HRESET_B	—	Reset signal	1
HRESET_NEG_B	—	Reset signal	1
IPP_DO_EMI_OE_B	—	WEIM Data pads direction	0
IPP_IND_WEIM_BCLK_FB	—	WEIM feedback clock	0
IPT_MODE	—	Scan signal	0

Table 17-1. EMI Signal Properties (Continued)

Name	Port	Function	Reset State
IPT_MODE_BURNIN	—	Scan signal	0
IPT_RAM_SE	—	Scan signal	0
IPT_SE	—	Scan signal	0
IPT_SE_ASYNC	—	Scan signal	0
IPT_SE_GATEDCLK	—	Scan signal	0
JTA_OR_IOB_BIST_BITMAPPING	—	NFC JTAG signal	0
JTAGC_BIST_NAND_CLOCK_DR	—	NFC JTAG signal	0
JTAGC_BIST_NAND_TDI	—	NFC JTAG signal	0
NAND_JTAGC_BIST_TDO	—	NFC JTAG signal	0
NFC_FMS	—	NFC 512-byte / 2-Kbyte page size	
NF_4K	—	8-bit ECC signal	
NF_BOOT_WITH_RESET	—	Flash memory is MLC type	
EMI_SPARE_PORT_IN[9:0]	—	Spare inputs	0
EMI_SPARE_PORT_OUT[9:0]	—	spare outputs	0
IPT_SI[59:0]	—	Scan inputs	0
IPT_SO[59:0]	—	Scan outputs	0
DELAY_LINE_REF_CLK	—	Reference clock to the delay line	0
DVFS_REQ	—	DVFS request signal	0
DVFS_GRANT	—	DVFS acknowledge signal	0
VNW	—	WT_SHORT signal	0
VPW	—	WT_SHORT signal	0
WT_EN_DNW	—	WT_SHORT signal	0
WT_EN	—	WT_SHORT signal	0
NON_MOBILE_DDR_FUSE	—	DDR Type select	0

17.3 Memory Map/Register Definition

Table 17-2 shows the address ranges for the four different controllers' registers (M3IF plus three external memory controllers). See the separate memory controller chapters for detailed descriptions of the memory controllers' registers.

Table 17-2. EMI Registers Address Ranges

Address Range	Use	Access
0xB800_3000 – 0xB800_3FFF	M3IF registers space (4 Kbytes)	Read/write

Table 17-2. EMI Registers Address Ranges (Continued)

0xB800_1000 – 0xB800_1FFF	ESDRAMC/MDDRC registers space (4 Kbytes)	Read/write
0xB800_2000 – 0xB800_2FFF	WEIM registers space (4 Kbytes)	Read/write
0xBB00_1E00 – 0xBB00_1EFF	NFC registers space (4 Kbytes)	Read/write

Table 17-3 shows the memory map, including memory spaces allocated to the three different external controllers.

Table 17-3. EMI Memory Map

Address Range	Use	Access
ESDRAMC/MDDRC Memory Space		
0x8000_0000 – 0x8FFF_FFFF	CSD0 SDRAM/LPDDR memory region (256 Mbytes)	Read/write
0x9000_0000 – 0x9FFF_FFFF	CSD1 SDRAM/LPDDR memory region (256 Mbytes)	Read/write
WEIM Memory Space		
0xA000_0000 – 0xA7FF_FFFF	WEIM CS0 memory region[1] (128 Mbytes)	Read/write
0xA800_0000 – 0xAFFF_FFFF	WEIM CS1 memory region (128 Mbytes)	Read/write
0xB000_0000 – 0xB1FF_FFFF	WEIM CS2 memory region (32 Mbytes)7	Read/write
0xB200_0000 – 0xB3FF_FFFF	WEIM CS3 memory region (32 Mbytes)	Read/write
0xB400_0000 – 0xB5FF_FFFF	WEIM CS4 memory region (32 Mbytes)	Read/write
0xB600_0000 – 0xB7FF_FFFF	WEIM CS5 memory region (32 Mbytes)	Read/write
NFC Memory Space		
0xBB00_0000 – 0xBB00_11FF	NFC memory region[1] (4.5 Kbytes, NAND Flash)	Read/write

1. Can be used as a boot memory region.

17.4 Functional Description

This section provides a functional description of the multi-master memory interface (M3IF), the three external memory controllers, and the EMI's AHB and I/O multiplexers.

17.4.1 Multi-Master Memory Interface (M3IF)

When a master requests a memory access, the access is immediately taken by the M3IF if no other access is in progress. The M3IF forwards the access to the respective memory controller (slave). When the access execution is completed, HREADY is asserted and a new request can be processed.

The interface between M3IF and ESDRAMC is optimized to reduce access latency by generating multiple accesses through the dedicated ESDRAMC arbitration (MAB) module, which controls the access to/from the ESDRAMC.

For the other memory interfaces, the M3IF receives masters' requests through the master port gasket (MPG) interfaces, performs arbitration, and forwards each request to the appropriate memory controller.

17.4.2 NAND Flash Controller (NFC)

The NFC provides an interface between standard NAND Flash devices and the IC and hides the complexities of accessing a NAND Flash memory device. It provides a glueless interface to 8- or 16-bit SLC or MLC NAND Flash devices with different page size. Figure 17-2 is a simplified block diagram of the NFC.



Figure 17-2. NAND Flash Controller Simplified Block Diagram

17.4.2.1 NFC Operation

Communication with a Flash memory device begins by the AHB host initiating a read from the NFC. This is accomplished by configuring the NFC and then waiting for an interrupt from the Flash memory device to be generated. When the NFC receives the interrupt, it inputs a page from the Flash memory device, and upon completion generates an interrupt to the AHB host.

When the AHB host receives the NFC interrupt, it reads the content from the internal RAM buffer of the NFC. To complete the operation the AHB host checks the status of the operation by reading the NFC status registers.

Data that is exchanged with the Flash memory device is temporarily maintained in the RAM buffer. This buffer is used as the boot RAM during a cold reset (if the IC is configured to boot from the NAND Flash device). After the boot load completes, the RAM is available as buffer RAM for normal Flash memory operations.

17.4.2.2 NFC Internal and External Communications

To ensure the greatest degree of flexibility, the NFC provides an internal interface to the AHB bus allowing 16-bit or 32-bit bus transfers, and a signal-selectable 8- or 16-bit interface to the external NAND Flash memory device.

All communication between the NFC and the ARM11 platform passes through the AHB host. The host configures and controls the NFC via the NFC registers.

Data integrity of the NAND Flash is maintained by the NFC. The NFC automatically generates the ECC for verification during a read or program operation.

17.4.2.3 NFC Sharing of I/O Pins

The NFC provides necessary logic to share I/O pins with other memory controllers. For example, when interfacing with a PSRAM, the 16 I/O signals of the NAND Flash controller share the same I/O pins with the data signals of the wireless external interface module (WEIM).

When a request to free the pins is asserted, the NFC state machine halts and the NAND Flash signals when it finishes the current transfer. The other memory controller is then able to gain control of the pins.

Since the NAND Flash memory accesses are typically long and relatively slow, priority is given to the other memory controller sharing the pins. The NFC waits until the other memory controller is finished with its operation and the pins are free before it continues its accesses.

17.4.3 Enhanced SDRAM Controller (ESDRAMC)

The ESDRAMC (equivalently denoted as ESDCTL) provides interface, configuration and control for many different types of synchronous SDRAM and low power mobile DDR (LPDDR) memories. Figure 17-3 shows the functional organization of the enhanced SDRAM controller.

The enhanced SDRAM controller consists of nine major blocks:

- SDRAM command state machine controller,
- Bank register (page and bank address comparators),
- Row/column address multiplexer,
- Configuration registers,
- Refresh request counter,
- Command sequencer,
- Size logic (splitting access),
- Data path (data aligner/multiplexer),
- LPDDR interface
- Power-down timer.

Figure 17-3. Enhanced SDR/LPDDR SDRAM Controller Block Diagram

17.4.4 EMI AHB Multiplexer

The EMI AHB multiplexer controls the traffic on the AHB bus (address and controls) between the memory controllers and the internal peripherals (via the M3IF). The EMI uses several muxes/glue logic to control the traffic on the AHB bus.

Only a few AHB signals/buses are routed through the EMI AHB multiplexer to the memory controllers. Most of the AHB buses (data, address and controls) are directly routed from the M3IF to the memory controllers.

17.4.4.1 Overview of EMI AHB Multiplexer Operation

Figure 17-4 illustrates the EMI AHB multiplexer block diagram. The interface is compatible with the ARM 11 AMBA-AHB lite standard (for instance, it does not support RETRY and SPLIT transfers). All AHB signals that are not shown in Figure 17-4 are directly routed between the M3IF and the relevant memory controllers. For the entire list of AHB signals see Table 17-1 and to the relevant memory controller specification document.

The EMI AHB multiplexer generates the HSEL signals for all memory controllers, excluding the ESDRAMC (which is generated within the M3IF due to latency-hiding logic).



Figure 17-4. EMI AHB Multiplexer Interface Diagram

17.4.5 EMI I/O Multiplexer

The EMI I/O multiplexer controls the traffic (data, address and control signals) between the memory controllers and the external devices (via the IC IOMUX pins).

Figure 17-5 provides a top-level diagram of the EMI I/O multiplexer. Signals that share IC pins are routed through the EMI I/O multiplexer to the external devices. Signals that have dedicated pins (such as control signals) are not shown in Figure 17-5: these are directly routed from the memory controllers to the external devices. For a complete list of signals see Table 17-1 and the relevant memory controller section.



Figure 17-5. EMI I/O Multiplexer Interface Diagram

17.4.5.1 Overview of EMI I/O Multiplexer Operation

The active memory controller is determined by the SLAVE_SELECT[1:0] signal driven by the M3IF. Table 17-4 lists the memory controllers associated with different SLAVE_SELECT values.

Table 17-4. SLAVE_SELECT Memory Controller Selection

SLAVE_SELECT Value	Selected Memory Controller
00	ESDRAMC/MDDRC
01	WEIM
10	Reserved
11	NFC

Table 17-1 summarizes the EMI outputs to IC pins, including dedicated pins and pins which are shared between controllers.

Table 17-5. EMI Outputs to IC Pins

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
WEIM/ESDRAMC Address Multiplexing/WEIM Multiplexed Mode Data[15:0]					
MA[0]		IPP_DO_WEIM_ADDR_DATA_OUT[0]	—	IPP_DO_E M I _ADDR [0]	A0
—		IPP_IND_WEIM_ADDR_DATA_IN[0]		IPP_IND_ADDR_IN [0]	
MA[1]		IPP_DO_WEIM_ADDR_DATA_OUT[1]	—	IPP_DO_E M I _ADDR [1]	A1
—		IPP_IND_WEIM_ADDR_DATA_IN[1]		IPP_IND_ADDR_IN [1]	
MA[2]		IPP_DO_WEIM_ADDR_DATA_OUT[2]	—	IPP_DO_E M I _ADDR [2]	A2
—		IPP_IND_WEIM_ADDR_DATA_IN[2]		IPP_IND_ADDR_IN [2]	
MA[3]		IPP_DO_WEIM_ADDR_DATA_OUT[3]	—	IPP_DO_E M I _ADDR [3]	A3
—		IPP_IND_WEIM_ADDR_DATA_IN[3]		IPP_IND_ADDR_IN [3]	
MA[4]		IPP_DO_WEIM_ADDR_DATA_OUT[4]	—	IPP_DO_E M I _ADDR [4]	A4
—		IPP_IND_WEIM_ADDR_DATA_IN[4]		IPP_IND_ADDR_IN [4]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
MA[5]		IPP_DO_WEIM_ADDR_DATA_OUT[5]	—	IPP_DO_E M I _ADDR [5]	A5
—		IPP_IND_WEIM_ADDR_DATA_IN[5]		IPP_IND_ADDR_IN [5]	
MA[6]		IPP_DO_WEIM_ADDR_DATA_OUT[6]	—	IPP_DO_E M I _ADDR [6]	A6
—		IPP_IND_WEIM_ADDR_DATA_IN[6]		IPP_IND_ADDR_IN [6]	
MA[7]		IPP_DO_WEIM_ADDR_DATA_OUT[7]	—	IPP_DO_E M I _ADDR [7]	A7
—		IPP_IND_WEIM_ADDR_DATA_IN[7]		IPP_IND_ADDR_IN [7]	
MA[8]		IPP_DO_WEIM_ADDR_DATA_OUT[8]	—	IPP_DO_E M I _ADDR [8]	A8
—		IPP_IND_WEIM_ADDR_DATA_IN[8]		IPP_IND_ADDR_IN [8]	
MA[9]		IPP_DO_WEIM_ADDR_DATA_OUT[9]	—	IPP_DO_E M I _ADDR [9]	A9
—		IPP_IND_WEIM_ADDR_DATA_IN[9]		IPP_IND_ADDR_IN [9]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[10]	—	IPP_DO_E M I _ADDR [10]	A10
—		IPP_IND_WEIM_ADDR_DATA_IN[10]		IPP_IND_ADDR_IN [10]	
MA[11]		IPP_DO_WEIM_ADDR_DATA_OUT[11]	—	IPP_DO_E M I _ADDR [11]	A11
—		IPP_IND_WEIM_ADDR_DATA_IN[11]		IPP_IND_ADDR_IN [11]	
MA[12]		IPP_DO_WEIM_ADDR_DATA_OUT[12]	—	IPP_DO_E M I _ADDR [12]	A12
—		IPP_IND_WEIM_ADDR_DATA_IN[12]		IPP_IND_ADDR_IN [12]	
MA[13]		IPP_DO_WEIM_ADDR_DATA_OUT[13]	—	IPP_DO_E M I _ADDR [13]	A13
—		IPP_IND_WEIM_ADDR_DATA_IN[13]		IPP_IND_ADDR_IN [13]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[14]	—	IPP_DO_E M I _ADDR [14]	A14
		IPP_IND_WEIM_ADDR_DATA_IN[14]		IPP_IND_ADDR_IN [14]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
—		IPP_DO_WEIM_ADDR_DATA_OUT[15]	—	IPP_DO_E M I _ADDR [15]	A15
		IPP_IND_WEIM_ADDR_DATA_IN[15]		IPP_IND_ADDR_IN [15]	
—		IPP_DO_WEIM_ADDR_OUT[16]	—	IPP_DO_E M I _ADDR [16]	A16
—		IPP_DO_WEIM_ADDR[17]	—	IPP_DO_E M I _ADDR [17]	A17
—		IPP_DO_WEIM_ADDR[18]	—	IPP_DO_E M I _ADDR [18]	A18
—		IPP_DO_WEIM_ADDR[19]	—	IPP_DO_E M I _ADDR [19]	A19
—		IPP_DO_WEIM_ADDR[20]	—	IPP_DO_E M I _ADDR [20]	A20
—		IPP_DO_WEIM_ADDR[21]	—	IPP_DO_E M I _ADDR [21]	A21
—		IPP_DO_WEIM_ADDR[22]	—	IPP_DO_E M I _ADDR [22]	A22
—		IPP_DO_WEIM_ADDR[23]	—	IPP_DO_E M I _ADDR [23]	A23
—		IPP_DO_WEIM_ADDR[24]	—	IPP_DO_E M I _ADDR [24]	A24
—		IPP_DO_WEIM_ADDR[25]	—	IPP_DO_E M I _ADDR [25]	A25
Note: ESDRAMC address bit M3IF_MA[10] has a dedicated pin MA10 (required due to precharge all during auto refresh commands) ESDRAMC bank address bits have dedicated pins due to precharge bank during precharge timer timeout WEIM CRE signal is driven on A23 in multiplexed mode operation.					
M3IF_MA[10]		—	—	IPP_DO_M3IF _MA10	MA10
BA[0]		—	—	IPP_DO_SDBA[1:0]	SDBA0
BA[1]		—	—		SDBA1
Note: Since the SDBA pins are shared between the SDR/DDR SDRAM bank address CE‘, the ESDRAMC precharge timer cannot be used.					
SDRAM/LPDDR Dedicated Data Pins					
WR_DATA[0]		—	—	IPP_DO_EMII_DATA [0]	SD0
RD_DATA[0]				IPP_IND_EMII_DATA_IN [0]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
WR_DATA[1]		—	—	IPP_DO_EMII_DATA [1]	SD1
RD_DATA[1]				IPP_IND_EMII_DATA_IN [1]	
WR_DATA[2]		—	—	IPP_DO_EMII_DATA [2]	SD2
RD_DATA[2]				IPP_IND_EMII_DATA_IN [2]	
WR_DATA[3]		—	—	IPP_DO_EMII_DATA [3]	SD3
RD_DATA[3]				IPP_IND_EMII_DATA_IN [3]	
WR_DATA[4]		—	—	IPP_DO_EMII_DATA [4]	SD4
RD_DATA[4]				IPP_IND_EMII_DATA_IN [4]	
WR_DATA[5]		—	—	IPP_DO_EMII_DATA [5]	SD5
RD_DATA[5]				IPP_IND_EMII_DATA_IN [5]	
WR_DATA[6]		—	—	IPP_DO_EMII_DATA [6]	SD6
RD_DATA[6]				IPP_IND_EMII_DATA_IN [6]	
WR_DATA[7]		—	—	IPP_DO_EMII_DATA [7]	SD7
RD_DATA[7]				IPP_IND_EMII_DATA_IN [7]	
WR_DATA[8]		—	—	IPP_DO_EMII_DATA [8]	SD8
RD_DATA[8]				IPP_IND_EMII_DATA_IN [8]	
WR_DATA[9]		—	—	IPP_DO_EMII_DATA [9]	SD9
RD_DATA[9]				IPP_IND_EMII_DATA_IN [9]	
WR_DATA[10]		—	—	IPP_DO_EMII_DATA [10]	SD10
RD_DATA[10]				IPP_IND_EMII_DATA_IN [10]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
WR_DATA[11]		—	—	IPP_DO_EMII_DATA [11]	SD11
RD_DATA[11]				IPP_IND_EMII_DATA_IN [11]	
WR_DATA[12]		—	—	IPP_DO_EMII_DATA [12]	SD12
RD_DATA[12]				IPP_IND_EMII_DATA_IN [12]	
WR_DATA[13]		—	—	IPP_DO_EMII_DATA [13]	SD13
RD_DATA[13]				IPP_IND_EMII_DATA_IN [13]	
WR_DATA[14]		—	—	IPP_DO_EMII_DATA [14]	SD14
RD_DATA[14]				IPP_IND_EMII_DATA_IN [14]	
WR_DATA[15]		—	—	IPP_DO_EMII_DATA [15]	SD15
RD_DATA[15]				IPP_IND_EMII_DATA_IN [15]	
WR_DATA[16]		—	—	IPP_DO_EMII_DATA [16]	SD16
RD_DATA[16]				IPP_IND_EMII_DATA_IN [16]	
WR_DATA[17]		—	—	IPP_DO_EMII_DATA [17]	SD17
RD_DATA[17]				IPP_IND_EMII_DATA_IN [17]	
WR_DATA[18]		—	—	IPP_DO_EMII_DATA [18]	SD18
RD_DATA[18]				IPP_IND_EMII_DATA_IN [18]	
WR_DATA[19]		—	—	IPP_DO_EMII_DATA [19]	SD19
RD_DATA[19]				IPP_IND_EMII_DATA_IN [19]	
WR_DATA[20]		—	—	IPP_DO_EMII_DATA [20]	SD20
RD_DATA[20]				IPP_IND_EMII_DATA_IN [20]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
WR_DATA[21]		—	—	IPP_DO_EMII_DATA [21]	SD21
RD_DATA[21]				IPP_IND_EMII_DATA_IN [21]	
WR_DATA[22]		—	—	IPP_DO_EMII_DATA [22]	SD22
RD_DATA[22]				IPP_IND_EMII_DATA_IN [22]	
WR_DATA[23]		—	—	IPP_DO_EMII_DATA [23]	SD23
RD_DATA[23]				IPP_IND_EMII_DATA_IN [23]	
WR_DATA[24]		—	—	IPP_DO_EMII_DATA [24]	SD24
RD_DATA[24]				IPP_IND_EMII_DATA_IN [24]	
WR_DATA[25]		—	—	IPP_DO_EMII_DATA [25]	SD25
RD_DATA[25]				IPP_IND_EMII_DATA_IN [25]	
WR_DATA[26]		—	—	IPP_DO_EMII_DATA [26]	SD26
RD_DATA[26]				IPP_IND_EMII_DATA_IN [26]	
WR_DATA[27]		—	—	IPP_DO_EMII_DATA [27]	SD27
RD_DATA[27]				IPP_IND_EMII_DATA_IN [27]	
WR_DATA[28]		—	—	IPP_DO_EMII_DATA [28]	SD28
RD_DATA[28]				IPP_IND_EMII_DATA_IN [28]	
WR_DATA[29]		—	—	IPP_DO_EMII_DATA [29]	SD29
RD_DATA[29]				IPP_IND_EMII_DATA_IN [29]	
WR_DATA[30]		—	—	IPP_DO_EMII_DATA [30]	SD30
RD_DATA[30]				IPP_IND_EMII_DATA_IN [30]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
WR_DATA[31]		—	—	IPP_DO_EMII_DATA [31]	SD31
RD_DATA[31]				IPP_IND_EMII_DATA_IN [31]	
WEIM/NFC Data Multiplexing					
—		IPP_DO_WEIM_ADDR_DATA_OUT[16]	IPP_NFC_WRITE_DATA_OUT[0]	IPP_DO_NFC_WRITE_DATA_OUT [0]	D0
		IPP_IND_WEIM_ADDR_DATA_IN[16]	IPP_NFC_READ_DATA_IN[0]	IPP_IND_NFC_READ_ DATA_IN [0]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[17]	IPP_NFC_WRITE_DATA_OUT[1]	IPP_DO_NFC_WRITE_DATA_OUT [1]	D1
		IPP_IND_WEIM_ADDR_DATA_IN[17]	IPP_NFC_READ_DATA_IN[1]	IPP_IND_NFC_READ_ DATA_IN [1]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[18]	IPP_NFC_WRITE_DATA_OUT[2]	IPP_DO_NFC_WRITE_DATA_OUT [2]	D2
		IPP_IND_WEIM_ADDR_DATA_IN[18]	IPP_NFC_READ_DATA_IN[2]	IPP_IND_NFC_READ_ DATA_IN [2]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[19]	IPP_NFC_WRITE_DATA_OUT[3]	IPP_DO_NFC_WRITE_DATA_OUT [3]	D3
		IPP_IND_WEIM_ADDR_DATA_IN[19]	IPP_NFC_READ_DATA_IN[3]	IPP_IND_NFC_READ_ DATA_IN [3]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[20]	IPP_NFC_WRITE_DATA_OUT[4]	IPP_DO_NFC_WRITE_DATA_OUT [4]	D4
		IPP_IND_WEIM_ADDR_DATA_IN[20]	IPP_NFC_READ_DATA_IN[4]	IPP_IND_NFC_READ_ DATA_IN [4]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[21]	IPP_NFC_WRITE_DATA_OUT[5]	IPP_DO_NFC_WRITE_DATA_OUT [5]	D5
		IPP_IND_WEIM_ADDR_DATA_IN[21	IPP_NFC_READ_DATA_IN[5]	IPP_IND_NFC_READ_ DATA_IN [5]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
—		IPP_DO_WEIM_ADDR_DATA_OUT[22]	IPP_NFC_WRITE_DATA_OUT[6]	IPP_DO_NFC_WRITE_DATA_OUT [6]	D6
		IPP_IND_WEIM_ADDR_DATA_IN[22]	IPP_NFC_READ_DATA_IN[6]	IPP_IND_NFC_READ_ DATA_IN [6]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[23]	IPP_NFC_WRITE_DATA_OUT[7]	IPP_DO_NFC_WRITE_DATA_OUT [7]	D7
		IPP_IND_WEIM_ADDR_DATA_IN[23]	IPP_NFC_READ_DATA_IN[7]	IPP_IND_NFC_READ_ DATA_IN [7]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[24]	IPP_NFC_WRITE_DATA_OUT[8]	IPP_DO_NFC_WRITE_DATA_OUT [8]	D8
		IPP_IND_WEIM_ADDR_DATA_IN[24]	IPP_NFC_READ_DATA_IN[8]	IPP_IND_NFC_READ_ DATA_IN [8]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[25]	IPP_NFC_WRITE_DATA_OUT[9]	IPP_DO_NFC_WRITE_DATA_OUT [9]	D9
		IPP_IND_WEIM_ADDR_DATA_IN[25]	IPP_NFC_READ_DATA_IN[9]	IPP_IND_NFC_READ_ DATA_IN [9]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[26]	IPP_NFC_WRITE_DATA_OUT[10]	IPP_DO_NFC_WRITE_DATA_OUT [10]	D10
		IPP_IND_WEIM_ADDR_DATA_IN[26]	IPP_NFC_READ_DATA_IN[10]	IPP_IND_NFC_READ_ DATA_IN [10]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[27]	IPP_NFC_WRITE_DATA_OUT[11]	IPP_DO_NFC_WRITE_DATA_OUT [11]	D11
		IPP_IND_WEIM_ADDR_DATA_IN[27]	IPP_NFC_READ_DATA_IN[11]	IPP_IND_NFC_READ_ DATA_IN [11]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[28]	IPP_NFC_WRITE_DATA_OUT[12]	IPP_DO_NFC_WRITE_DATA_OUT [12]	D12
		IPP_IND_WEIM_ADDR_DATA_IN[28]	IPP_NFC_READ_DATA_IN[12]	IPP_IND_NFC_READ_ DATA_IN [12]	

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
—		IPP_DO_WEIM_ADDR_DATA_OUT[29]	IPP_NFC_WRITE_DATA_OUT[13]	IPP_DO_NFC_WRITE_DATA_OUT [13]	D13
		IPP_IND_WEIM_ADDR_DATA_IN[29]	IPP_NFC_READ_DATA_IN[13]	IPP_IND_NFC_READ_ DATA_IN [13]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[30]	IPP_NFC_WRITE_DATA_OUT[14]	IPP_DO_NFC_WRITE_DATA_OUT [14]	D14
		IPP_IND_WEIM_ADDR_DATA_IN[30]	IPP_NFC_READ_DATA_IN[14]	IPP_IND_NFC_READ_ DATA_IN [14]	
—		IPP_DO_WEIM_ADDR_DATA_OUT[31]	IPP_NFC_WRITE_DATA_OUT[15]	IPP_DO_NFC_WRITE_DATA_OUT [15]	D15
		IPP_IND_WEIM_ADDR_DATA_IN[31	IPP_NFC_READ_DATA_IN[15]	IPP_IND_NFC_READ_ DATA_IN [15]	
Mask (Byte Enable) Multiplexing					
—	—	IPP_DO_WEIM_EB_B[0]	—	IPP_DO_E M I _IO_EB_B[1:0]	EB0
—	—	IPP_DO_WEIM_EB_B[1]	—		EB1
SDRAM/LPDDR Mask (Byte Enable)					
DQM_X[0]		—	—	IPP_DO_EMI_DQM [3:0]	DQM0
DQM_X[1]		—	—		DQM1
DQM_X[2]		—	—		DQM2
DQM_X[3]		—	—		DQM3
Output Enable Multiplexing					
—	—	IPP_DO_WEIM_OE_B	—	IPP_DO_EMI_OE_B	OE
Chip Select Multiplexing					
—	—	IPP_DO_WEIM_CS_B[0]	—	IPP_DO_WEIM_CS_B0	CS0
—	—	IPP_DO_WEIM_CS_B[1]	—	IPP_DO_WEIM_CS_B1	CS1
CS_B[0]		IPP_DO_WEIM_CS_B[2]	—	IPP_DO_WEIM_CS_B2_CSD0	CS2
CS_B[1]		IPP_DO_WEIM_CS_B[3]	—	IPP_DO_WEIM_CS_B3_CSD1	CS3

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
—	—	IPP_DO_WEIM_CS_B[4]	—	IPP_DO_WEIM_CS_B4	CS4
—	—	IPP_DO_WEIM_CS_B[5]	—	IPP_DO_WEIM_CS_B5	CS5
The chip select selectors are the system control register bits SDCTL_CSD0_SEL and SDCTL_CSD1_SEL respectively. THE Default select for both chip selects is for the ESDRAMC/MDDRC.					
Write Enable Multiplexing					
—	—	IPP_DO_WEIM_RW_B	—	IPP_DO_WEIM_RW_B	RW
SDRAM/LPDDR Command Dedicated Pins					
RAS_B		—	—	IPP_DO_M3IF_RAS_B	RAS
CAS_B		—	—	IPP_DO_M3IF_CAS_B	CAS
WE_B		—	—	IPP_DO_SDRC_SDWE	SDWE
CKE[1]		—	—	IPP_DO_SDRC_SDCKE[1]	SDCKE[1]
CKE[0]		—	—	IPP_DO_SDRC_SDCKE[0]	SDCKE[0]
SDCLK_OUT		—	—	IPP_DO_SDRC_SDCLK	SDCLK
—	DQS_OUT[3]	—	—	IPP_DO_DQS[3]	DQS[3]
	DQS_IN [3]			IPP_IND_DQS[3]	
—	DQS_OUT[2]	—	—	IPP_DO_DQS[2]	DQS[2]
—	DQS_IN [2]	—	—	IPP_IND_DQS[2]	
—	DQS_OUT[1]	—	—	IPP_DO_DQS[1]	DQS[1]
—	DQS_IN [1]	—	—	IPP_IND_DQS[1]	
—	DQS_OUT[0]	—	—	IPP_DO_DQS[0]	DQS[0]
—	DQS_IN [0]	—	—	IPP_IND_DQS[0]	
NFC Command Dedicated Pins					
—	—	—	IPP_NFC_WE_OUT	IPP_NFC_WE_OUT	NFWE_B

Table 17-5. EMI Outputs to IC Pins (Continued)

Memory Controllers Outputs				EMI Output	IC Pin Name
SDRAMC	MDDRC	WEIM	NFC		
—	—	—	IPP_NFC_WP_OUT	IPP_NFC_WP_OUT	NFWP_B
—	—	—	IPP_NFC_RE_OUT	IPP_NFC_RE_OUT	NFRE_B
—	—	—	IPP_NFC_ALE_OUT	IPP_NFC_ALE_OUT	NFALE
—	—	—	IPP_NFC_CLE_OUT	IPP_NFC_CLE_OUT	NFCLE
—	—	—	IPP_NFC_CE0_OUT	IPP_NFC_CE0_OUT	NFCE0_B
—	—	—	IPP_NFC_CE1_OUT	IPP_NFC_CE1_OUT	NFCE1_B
—	—	—	IPP_NFC_CE2_OUT	IPP_NFC_CE2_OUT	NFCE2_B
—	—	—	IPP_NFC_CE3_OUT	IPP_NFC_CE3_OUT	NFCE3_B
—	—	—	IPP_NFC_RB_IN	IPP_IND_NFC_RB_IN	NFRB
WEIM Command Dedicated Pins					
—	—	IPP_DO_WEIM_LBA_B	—	IPP_DO_WEIM_LBA_B	LBA_B
—	—	IPP_DO_WEIM_BCLK	—	IPP_DO_WEIM_BCLK	BCLK
—	—	IPP_IND_WEIM_ECB_B	—	IPP_IND_WEIM_ECB_B	ECB

Chapter 18
Enhanced Periodic Interrupt Timer (EPIT)

18.1 Overview

The enhanced periodic interrupt timer (EPIT) is a 32-bit set-and-forget timer that begins counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. Figure 18-1 illustrates the block diagram of the EPIT.



Figure 18-1. Enhanced Periodic Interrupt Timer Block Diagram

18.1.1 Features

Key features of the EPIT include:

- 32-bit down counter with clock source selection
- 12-bit prescaler for division of input clock frequency
- Counter value can be programmed on the fly
- Can be programmed to be active during low-power and debug modes
- Interrupt generation when counter reaches the Compare value

18.1.2 Modes and Operations

The EPIT supports the modes described in the indicated sections:

- Section 18.4.1, “Operating Modes”
  - Section 18.4.1.1, “Set-and-Forget Mode”
  - Section 18.4.1.2, “Free-Running Mode”

The EPIT supports the operations as described in Section 18.4.2, “Operations.”

18.2 External Signals

Table 18-1 describes all EPIT signals that connect off-chip.

Table 18-1. Off-Chip Module Signals

Name	I/O	Description	Reset State	Pull Up
DO_EPITO	O	Output pin at chip boundary for indication of occurrence of output compare event through a specified transition.	0	—

18.3 Memory Map and Register Definitions

The EPIT module includes five user-accessible 32-bit registers. Table 18-2 summarizes these registers and their addresses.

Peripheral bus write access to the EPIT control register (EPITCR) and the EPIT load register (EPITLR) results in one cycle of wait state, while other valid peripheral bus accesses are with 0 wait state.

18.3.1 Memory Map

For the base address of a particular module instantiation, see the system memory map. Table 18-2 shows the memory map for the EPIT registers.

Table 18-2. EPIT Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0004 (EPITSR)	Control register	R/W	0x0000_0000	18.3.3.1/18-4
0x0004 (EPITSR)	Status register	R/W	0x0000_0000	18.3.3.2/18-6
0x0008 (EPITLR)	Load register	R/W	0xFFFF_FFFF	18.3.3.3/18-7
0x000C (EPITCMPR)	Compare register	R/W	0x0000_0000	18.3.3.4/18-8
0x0010 (EPITCNR)	Counter register	R	0xFFFF_FFFF	18.3.3.5/18-8

18.3.2 Register Summary

The EPIT registers are summarized in Table 18-3.

Table 18-3. EPIT Register Summary

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (EPITCR)	R	0	0	0	0	0	0	CLKSRC		OM		STOP EN	RES	WAIT EN	DBGE N	IOVW	SWR
	W																
	R	PRESCALER[15:4]												RLD	OCIE N	ENM OD	EN
	W																
0x0004 (EPITSR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OCIF
	W																w1c
0x0008 (EPITLR)	R	LOAD[31:16]															
	W																
	R	LOAD[15:0]															
	W																
0x000C (EPITCMPR)	R	COMPARE[31:16]															
	W																
	R	COMPARE[15:0]															
	W																
0x0010 (EPITCNR)	R	COUNT[31:16]															
	W																
	R	COUNT[15:0]															
	W																

18.3.3 Register Descriptions

This section provides detailed descriptions of the module's registers. Figure 18-2 and Table 18-4 explain conventions used in register diagrams and tables.



Figure 18-2. Register Field Conventions

Table 18-4. General Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
BIT	Bit or field name. Its presence in the read or write row indicates that it can correspondingly be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
rtc	Read to clear. A read-only status bit that is automatically cleared when read.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to 0 (zero).
1	Resets to 1 (one).
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

18.3.3.1 EPIT Control Register

The EPIT control register (EPITCR) is used to configure the operating settings of the EPIT. It contains the clock division prescaler value and also the interrupt enable bit. Additionally it contains other control bit which are outlined below.

Peripheral Bus Write access to EPIT Control Register (EPITCR) results in one cycle of the wait state, while other valid peripheral bus accesses are with 0 wait state.

Figure 18-3 shows the register. Table 18-5 describes the register fields.

Offset 0x0000 (EPITCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	CLKSRC		OM		STOP EN	RES	WAIT EN	DBG EN	IOVW	SWR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PRESCALER[15:4]												RLD	OCIE N	ENM OD	EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-3. EPIT Control Register

Table 18-5. EPIT Control Register Field Description

Field	Description
31–26	Reserved. Writing to these bits does not affect the functionality of EPIT. These bits are always read as zero.
25-24 CLKSRC	Select clock source These bits determine which clock input is to be selected for running the counter. This field value should only be changed when the EPIT is disabled by clearing the EN bit in this register. For other programming requirements while changing clock source, see Section 18.5.1, “Change of Clock Source.” 00 Clock is off 01 Peripheral clock 10 High-frequency reference clock 11 Low-frequency reference clock
23–22 OM	EPIT output mode.This bit field determines the mode of EPIT output on the output pin. 00 EPIT output is disconnected from pad 01 Toggle output pin 10 Clear output pin 11 Set output pin
21 STOPEN	EPIT stop mode enable. This read/write control bit enables the operation of the EPIT during stop mode. This bit is reset by a hardware reset and unaffected by software reset. 0 EPIT is disabled in stop mode 1 EPIT is enabled in stop mode
20	Reserved. Writing to these bits does not affect the functionality of EPIT. These bits are always read as zero.
19 WAITEN	This read/write control bit enables the operation of the EPIT during wait mode. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 EPIT is disabled in wait mode 1 EPIT is enabled in wait mode
18 DBGEN	This bit is used to keep the EPIT functional in debug mode. When this bit is cleared, the input clock is gated off in debug mode.This bit is reset by hardware reset. A software reset does not affect this bit. 0 Inactive in debug mode 1 Active in debug mode

Table 18-5. EPIT Control Register Field Description (Continued)

Field	Description
17 IOVW	EPIT counter overwrite enable. This bit controls the counter data when the modulus register is written. When this bit is set, all writes to the load register overwrites the counter contents and the counter starts subsequently counting down from the programmed value. 0 Write to load register does not result in counter value being overwritten. 1 Write to load register results in immediate overwriting of counter value.
16 SWR	Software reset. The EPIT module is reset when this bit is set to 1. It is a self clearing bit. This bit is set when the module is in reset state and is cleared when the reset procedure is over. Setting this bit resets all the registers to their reset values, except for the EN, ENMOD, STOPEN, WAITEN and DBGEN bits in this control register 0 EPIT is out of reset 1 EPIT is undergoing reset
15–4 PRESCALER	Counter clock prescaler value. This bit field determines the prescaler value by which the clock is divided before it goes to the counter 0x000 Divide by 1 0x001 Divide by 2 … 0xFFFF Divide by 4096
3 RLD	Counter reload control This bit is cleared by hardware reset. It decides the counter functionality, whether to run in free-running mode or set-and-forget mode. 0 When the counter reaches zero it rolls over to 0xFFFF_FFFF (free-running mode) 1 When the counter reaches zero it reloads from the modulus register (set-and-forget mode)
2 OCIEN	Output compare interrupt enable This bit enables the generation of interrupt on occurrence of compare event. 0 Compare interrupt disabled 1 Compare interrupt enabled
1 ENMOD	EPIT enable mode When EPIT is disabled (EN=0), then both main counter and prescaler counter freeze their count at current count values. ENMOD bit is a r/w bit that determines the counter value when the EPIT is enabled again by setting EN bit. If ENMOD bit is set, then main counter is loaded with the load value (If RLD=1)/ 0xFFFF_FFFF (If RLD=0) and prescaler counter is reset, when EPIT is enabled (EN=1). If ENMOD is programmed to 0 then both main counter and prescaler counter restart counting from their frozen values when EPIT is enabled (EN=1). If EPIT is programmed to be disabled in a low-power mode (STOP/WAIT/DEBUG), then both the main counter and the prescaler counter freeze at their current count values when EPIT enters low-power mode. When EPIT exits the low-power mode, both main counter and prescaler counter start counting from their frozen values irrespective of the ENMOD bit. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 Counter starts counting from the value it had when it was disabled. 1 Counter starts count from load value (RLD=1) or 0xFFFF_FFFF (If RLD=0)
0 EN	This bit enables the EPIT. EPIT counter and prescaler value when EPIT is enabled (EN =1), is dependent upon ENMOD and RLD bit as described for ENMOD bit. It is recommended that all registers be properly programmed before setting this bit. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 EPIT is disabled 1 EPIT is enabled

18.3.3.2 EPIT Status Register

The EPIT status register (EPITSR) has a single status bit for the output compare event. The bit is a write 1 to clear bit.

Figure 18-4 shows the register. Table 18-6 describes the register fields.

Offset 0x0004 (EPITSR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OCIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-4. EPIT Status Register

Table 18-6. EPIT Status Register Field Description

Field	Description
31–1	Reserved. Writing to these bits does not affect the functionality of EPIT. These bits are always read as zero.
0 OCIF	Output compare interrupt flag. This bit is the interrupt flag that is set when the content of counter equals the content of the compare register (EPITCMPR). The bit is a write 1 to clear bit. 0 Compare event hasn't occurred 1 Compare event occurred

18.3.3.3 EPIT Load Register

The EPIT load register (EPITLR) contains the value that is to be loaded into the counter when EPIT counter reaches zero if the RLD bit in EPITCR is set. If the IOVW bit in the EPITCR is set then a write to this register overwrites the value of the EPIT counter register in addition to updating this registers value. This overwrite feature is active even if the RLD bit is not set.

Figure 18-5 shows the register. Table 18-7 describes the register fields.

Offset 0x0008 (EPITLR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	LOAD[31:16]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	LOAD[15:0]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 18-5. EPIT Load Register

Table 18-7. EPIT Load Register Field Description

Field	Description
31–0 LOAD	Load value. Value that is loaded into the counter at the start of each count cycle.

18.3.3.4 EPIT Compare Register

The EPIT compare register (EPITCMPR) holds the value that determines when a compare event is generated.

Figure 18-6 shows the register. Table 18-8 describes the register fields.

Offset 0x000C (EPITCMPR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	COMPARE[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	COMPARE[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 18-6. EPIT Compare Register

Table 18-8. EPIT Compare Register Field Description

Field	Description
31–0 COMPARE	Compare Value. When the counter value equals this bit field value a compare event is generated.

18.3.3.5 EPIT Counter Register

The EPIT counter register (EPITCNR) contains the current count value and can be read at any time without disturbing the counter. This is a read-only register and any attempt to write into it generates a transfer error. But if the IOVW bit in EPITCR is set, the value of this register can be overwritten with a write to EPITLR. This change is reflected when this register is subsequently read.

Figure 18-7 shows the register. Table 18-9 describes the register fields.



Figure 18-7. EPIT Counter Register

Table 18-9. EPIT Counter Register Field Description

Field	Description
31–0 COUNT	Counter value. This contains the current value of the counter.

18.4 Functional Description

This section provides a complete functional description of the module.

18.4.1 Operating Modes

This section describes all functional operation modes of the module. The EPIT can be programmed to function in set-and-forget or free-running modes.

18.4.1.1 Set-and-Forget Mode

This mode of operation is selected when the RLD bit in control register (EPITCR) is set to a value of one. The counter cannot be directly written from the module data bus. Instead, it gets its data from the load register (EPITLR). Whenever the counter reaches a count of zero, the value in EPITLR is loaded into the counter to be decremented toward zero. The counter may by directly initialized, without having to wait for the count to reach zero, when the EPITLR is written with the IOVW bit in EPITCR set.

18.4.1.2 Free-Running Mode

This mode of operation is selected when the RLD bit is cleared. In this mode, the counter rolls over from 0x0000_0000 to 0xFFFF_FFFF without reloading from the modulus register and continues to count down. In this mode when writing to EPITLR with the required initialization value after having set the IOVW bit, the counter can also be directly initialized.

18.4.2 Operations

The EPIT has a single 32-bit down counter which starts counting when the module is enabled by software. The start value of the counter is loaded from the EPIT load register which can be written to at any time by the processor. The value in the compare register determines the time of occurrence of the interrupt.

When EPIT is disabled (EN=0), then both main counter and prescaler counter freeze their count at current count values. ENMOD bit is a r/w bit which decides the counter value when the EPIT is enabled again by setting EN bit. If ENMOD bit is set, then main counter is loaded with the load value (If RLD=1)/ 0xFFFF_FFFF (If RLD=0) and prescaler counter is reset (0x000), when EPIT is enabled (EN=1). If ENMOD is programmed to 0 then both main counter and prescaler counter restart counting from their frozen values, when EPIT is enabled (EN=1). If EPIT is programmed to be disabled in a low-power mode (STOP/WAIT), then both the main counter and the prescaler counter freeze at their current count values when EPIT enters low-power mode. When EPIT exits the low-power mode, both main counter and prescaler counter start counting from their frozen values irrespective of the ENMOD bit.

A hardware reset resets all EPIT registers to their respective reset values. There is a software reset which has the same effect on all registers except for the EN, ENMOD, STOPEN and WAITEN bits in the control register. The state of these bits are not affected by software reset. A software reset can be asserted even when the EPIT is disabled.

18.4.3 Clocks

The clock that feeds the prescaler can be selected from among the following sources:

- High-frequency reference clock

  This clock is provided by the clock controller module (CCM). This clock remains on during low-power mode when the peripheral clock is turned off, allowing EPIT to use this clock in low-power mode. In normal mode, the CCM synchronizes this clock to ahb_clk; in low-power mode, CCM switches to an unsynchronized version.
- Low-frequency reference clock

  This 32 kHz reference clock is provided by the CCM. This clock remains on in low-power mode when the peripheral clock is turned off, so EPIT can use this clock during low-power mode. In normal mode, the CCM synchronizes this clock to ahb_clk; in low-power mode, CCM switches to an unsynchronized version. This clock is derived from the external 32kHz crystal.
- Peripheral clock

  This is the peripheral clock (PER Clock) which is provided (and optionally gated) by the CCM. This clock is typically used in normal operations. In low-power modes, if the EPIT is programmed to be disabled (via STOPEN or WAITEN), then the peripheral clock can be switched off.

The clock input source is determined by the CLKSRC field in the control register. The clock input to the prescaler can also be disabled by setting CLKSRC to 0b00. This field value should only be changed after first disabling the EPIT by clearing the EN bit in the EPITCR. For other programming requirements that apply while changing clock source, refer section Section 18.5.1, “Change of Clock Source.”

The PRESCALER field in the control register is used to select the divide ratio of the input clock that drives the main counter. The prescaler can divide the input clock by a value between 1 and 4096. A change in the

value of the PRESCALER field is immediately reflected on its output clock frequency. Figure 18-8 shows the timing for a change in the prescaler value.



Figure 18-8. Prescaler Value Change Diagram

18.4.4 Compare Event

When the programmed value of EPITCMPR matches the value in EPITCNR a compare status flag is set, and an interrupt is generated if the OCIEN bit is set in the control register. The compare output pin is set, cleared, toggled, or not affected at all depending on the setting of the output mode (OM) bits in the control register. If an interrupt is required at rollover (when the counter value reaches 0x0000_0000 and the new value is loaded) then the compare register value should be set equal to the load register value in set-and-forget mode, or equal to 0xFFFF_FFFF in free-running mode.

Figure 18-9 shows the timing for a compare event and interrupt.



Figure 18-9. Compare Event and Interrupt Timing Diagram

18.4.4.1 Counter Value Overwrite

The EPIT counter value can be overwritten to acquire a desired value at any point of time. The procedure for this is to set the IOVW bit in the control register and then write the desired value into the load register. This results in the load register acquiring that value and also the counter being overwritten with it. If the EPIT is running the counter resumes counting from the overwritten value.

18.4.4.2 Low-Power Mode Behavior

The EPIT timer's behavior in low-power modes depends on which clock source is being used. If the selected clock source is available and the corresponding low-power enable bit is set, then the EPIT continues to function in the low-power mode. If the EPIT is programmed to be disabled in a low-power mode (STOP/WAIT), then main counter and the prescaler counter freeze at the current count values when the EPIT enters low-power mode. When the EPIT exits the low-power mode, both main counter and prescaler counter start counting from their frozen values irrespective of the ENMOD bit.

18.4.4.3 Debug Mode Behavior

In debug mode, the user has the option to run or halt the EPIT timers. If the DBGEN bit is reset in the EPIT control Register, the timer is halted. When debug mode is exited, the timer operation reverts to what it was prior to entering debug mode.

18.5 Initialization/ Application Information

18.5.1 Change of Clock Source

The CLKSRC field in EPITCR determines the clock source. This field value should be changed only after disabling the EPIT (EN = 0). Below is the software sequence which must be followed while changing clock source.

1. Disable the EPIT by setting EN=0 in EPITCR.
2. Program OM=00 in the EPITCR.
3. Disable the EPIT interrupts.
4. Program CLKSRC to desired clock source in EPITCR.
5. Clear the EPIT status register (EPITSR) i.e. (w1c).
6. Enable the EPIT interrupts.
7. Set ENMOD= 1 in the EPITCR, to bring the EPIT Counter to defined state (EPITLR value or 0xFFFF_FFFF).
8. Enable EPIT (EN=1) in the EPITCR.

Chapter 19
Enhanced Serial Audio Interface (ESAI)

19.1 Introduction

The enhanced serial audio interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other DSPs. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator.

The ESAI block diagram is shown in Figure 19-1. The ESAI is named synchronous because all serial transfers are synchronized to a clock. Additional synchronization signals are used to delineate the word frames. The normal mode of operation is used to transfer data at a periodic rate, one word per period. The network mode is similar in that it is also intended for periodic transfers; however, it supports up to 32 words (time slots) per period. This mode can be used to build time division multiplexed (TDM) networks. In contrast, the on-demand mode is intended for non-periodic transfers of data and to transfer data serially at high speed when the data becomes available.



Figure 19-1. ESAI Block Diagram

19.1.1 Features

- Independent (asynchronous mode) or shared (synchronous mode) transmit and receive sections with separate or shared internal/external clocks and frame syncs, operating in Master or Slave mode.
- Up to 6 transmitters and 4 receivers with SDO2/SDI3, SDO3/SDI2, SDO4/SDI1 and SDO5/SDI0 pins shared by transmitters 2 to 5 and receivers 0 to 3. SDO0 and SDO1 pins are used by transmitters 0 and 1 only.
- Programmable data interface modes supported are I2S, LSB aligned, MSB aligned
- Programmable word length (8, 12, 16, 20 or 24bits)
- Flexible selection between system clock or external oscillator as input clock source, programmable internal clock divider and frame sync generation
- AC97 support
- Time Slot Mask Registers for reduced CPU overhead (both transmit and receive)
- 128-word Transmit FIFO shared by six transmitters
- 128-word Receive FIFO shared by four receivers

19.1.2 Modes of Operation

ESAI has three basic operating modes and many data/operation formats. ESAI operating mode are selected by the ESAI control registers (TCCR, TCR, RCCR, RCR, and SAICR). The main operating modes are described in the following paragraphs.

19.1.2.1 Normal/Network/On-Demand Mode Selection

Selecting between the normal mode and network mode is accomplished by clearing or setting the TMOD0-TMOD1 bits in the TCR register for the transmitter section, as well as in the RMOD0-RMOD1 bits in the RCR register for the receiver section.

For normal mode, the ESAI functions with one data word of I/O per frame (per enabled transmitter or receiver). The normal mode is typically used to transfer data to/from a single device.

For the network mode, 2 to 32 time slots per frame may be selected. During each frame, 0 to 32 data words of I/O may be received/transmitted. In either case, the transfers are periodic. The frame sync signal indicates the first time slot in the frame. Network mode is typically used in time division multiplexed (TDM) networks of codecs, DSPs with multiple words per frame, or multi-channel devices.

Selecting the network mode and setting the frame rate divider to zero (DC=00000) selects the on-demand mode. This special case does not generate a periodic frame sync. A frame sync pulse is generated only when data is available to transmit. The on-demand mode requires that the transmit frame sync be internal (output) and the receive frame sync be external (input). Therefore, for simplex operation, the synchronous mode could be used; however, for full-duplex operation, the asynchronous mode must be used. Data transmission that is data driven is enabled by writing data into each TX. Although the ESAI is double buffered, only one word can be written to each TX, even if the transmit shift register is empty. The receive and transmit interrupts function as usual using TDE and RDF; however, transmit underruns are impossible for on-demand transmission and are disabled.

19.1.2.2 Synchronous/Asynchronous Operating Modes

The transmit and receive sections of the ESAI may be synchronous or asynchronous; that is, the transmitter and receiver sections may use common clock and synchronization signals (synchronous operating mode), or they may have their own separate clock and sync signals (asynchronous operating mode). The SYN bit in the SAICR register selects synchronous or asynchronous operation. Since the ESAI is designed to operate either synchronously or asynchronously, separate receive and transmit interrupts are provided.

When SYN is cleared, the ESAI transmitter and receiver clocks and frame sync sources are independent. If SYN is set, the ESAI transmitter and receiver clocks and frame sync come from the transmitter section (either external or internal sources).

Data clock and frame sync signals can be generated internally by the ARM-core or may be obtained from external sources. If internally generated, the ESAI clock generator is used to derive high frequency clock, bit clock and frame sync signals from the ARM-core internal system clock.

19.1.2.3 Frame Sync Selection

The frame sync can be either a bit-long or word-long signal. The transmitter frame format is defined by the TFSL bit in the TCR register. The receiver frame format is defined by the RFSL bit in the RCR register.

1. In the word-long frame sync format, the frame sync signal is asserted during the entire word data transfer period. This frame sync length is compatible with codecs, SPI serial peripherals, serial A/D and D/A converters, shift registers and telecommunication PCM serial I/O.
2. In the bit-long frame sync format, the frame sync signal is asserted for one bit clock immediately before the data transfer period. This frame sync length is compatible with Intel and National components, codecs and telecommunication PCM serial I/O.

The relative timing of the word length frame sync as referred to the data word is specified by the TFSR bit in the TCR register for the transmitter section and by the RFSR bit in the RCR register for the receive section. The word length frame sync may be generated (or expected) with the first bit of the data word, or with the last bit of the previous word. TFSR and RFSR are ignored when a bit length frame sync is selected.

Polarity of the frame sync signal may be defined as positive (asserted high) or negative (asserted low). The TFSP bit in the TCCR register specifies the polarity of the frame sync for the transmitter section. The RFSP bit in the RCCR register specifies the polarity of the frame sync for the receiver section.

The ESAI receiver looks for a receive frame sync leading edge (trailing edge if RFSP is set) only when the previous frame is completed. If the frame sync goes high before the frame is completed (or before the last bit of the frame is received in the case of a bit frame sync or a word length frame sync with RFSR set), the current frame sync is not recognized, and the receiver is internally disabled until the next frame sync. Frames do not have to be adjacent, that is, a new frame sync does not have to immediately follow the previous frame. Gaps of arbitrary periods can occur between frames. Enabled transmitters are tristated during these gaps.

When operating in the synchronous mode (SYN=1), all clocks including the frame sync are generated by the transmitter section.

19.1.2.4 Shift Direction Selection

Some data formats, such as those used by codecs, specify MSB first while other data formats, such as the AES-EBU digital audio interface, specify LSB first. The MSB/LSB first selection is made by programming RSHFD bit in the RCR register for the receiver section and by programming the TSHFD bit in the TCR register for the transmitter section.

19.2 External Signal Description

Three to twelve pins are required for operation, depending on the operating mode selected and the number of transmitters and receivers enabled. The SDO0 and SDO1 pins are used by transmitters 0 and 1 only. The SDO2/SDI3, SDO3/SDI2, SDO4/SDI1 and SDO5/SDI0 pins are shared by transmitters 2 to 5 with receivers 0 to 3. The actual mode of operation is selected under software control. All transmitters operate fully synchronized under control of the same transmitter clock signals. All receivers operate fully synchronized under control of the same receiver clock signals.

19.2.1 Serial Transmit 0 Data Pin (SDO0)

SDO0 is used for transmitting data from the TX0 serial transmit shift register. SDO0 is an output when data is being transmitted from the TX0 shift register. In the on-demand mode with an internally generated bit clock, the SDO0 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO0 may be programmed as a disconnected pin (PC11) when the ESAI SDO0 function is not being used. (See Table 19-38.)

19.2.2 Serial Transmit 1 Data Pin (SDO1)

SDO1 is used for transmitting data from the TX1 serial transmit shift register. SDO1 is an output when data is being transmitted from the TX1 shift register. In the on-demand mode with an internally generated bit clock, the SDO1 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO1 can be programmed as a disconnected pin (PC10) when the ESAI SDO1 function is not being used. (See Table 19-38.)

19.2.3 Serial Transmit 2/Receive 3 Data Pin (SDO2/SDI3)

SDO2/SDI3 is used as the SDO2 for transmitting data from the TX2 serial transmit shift register when programmed as a transmitter pin, or as the SDI3 signal for receiving serial data to the RX3 serial receive shift register when programmed as a receiver pin. SDO2/SDI3 is an input when data is being received by the RX3 shift register. SDO2/SDI3 is an output when data is being transmitted from the TX2 shift register. In the on-demand mode with an internally generated bit clock, the SDO2/SDI3 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO2/SDI3 may be programmed as a disconnected pin (PC9) when the ESAI SDO2 and SDI3 functions are not being used. (See Table 19-38.)

19.2.4 Serial Transmit 3/Receive 2 Data Pin (SDO3/SDI2)

SDO3/SDI2 is used as the SDO3 signal for transmitting data from the TX3 serial transmit shift register when programmed as a transmitter pin, or as the SDI2 signal for receiving serial data to the RX2 serial receive shift register when programmed as a receiver pin. SDO3/SDI2 is an input when data is being received by the RX2 shift register. SDO3/SDI2 is an output when data is being transmitted from the TX3 shift register. In the on-demand mode with an internally generated bit clock, the SDO3/SDI2 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO3/SDI2 may be programmed as a disconnected pin (PC8) when the ESAI SDO3 and SDI2 functions are not being used. (See Table 19-38.)

19.2.5 Serial Transmit 4/Receive 1 Data Pin (SDO4/SDI1)

SDO4/SDI1 is used as the SDO4 signal for transmitting data from the TX4 serial transmit shift register when programmed as transmitter pin, or as the SDI1 signal for receiving serial data to the RX1 serial receive shift register when programmed as a receiver pin. SDO4/SDI1 is an input when data is being received by the RX1 shift register. SDO4/SDI1 is an output when data is being transmitted from the TX4 shift register. In the on-demand mode with an internally generated bit clock, the SDO4/SDI1 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO4/SDI1 may be programmed as a disconnected pin (PC7) when the ESAI SDO4 and SDI1 functions are not being used. (See Table 19-38.)

19.2.6 Serial Transmit 5/Receive 0 Data Pin (SDO5/SDI0)

SDO5/SDI0 is used as the SDO5 signal for transmitting data from the TX5 serial transmit shift register when programmed as transmitter pin, or as the SDI0 signal for receiving serial data to the RX0 serial shift register when programmed as a receiver pin. SDO5/SDI0 is an input when data is being received by the RX0 shift register. SDO5/SDI0 is an output when data is being transmitted from the TX5 shift register. In the on-demand mode with an internally generated bit clock, the SDO5/SDI0 pin becomes high impedance for a full clock period after the last data bit has been transmitted, assuming another data word does not follow immediately. If a data word follows immediately, there is no high-impedance interval.

SDO5/SDI0 may be programmed as a disconnected pin (PC6) when the ESAI SDO5 and SDI0 functions are not being used. (See Table 19-38.)

19.2.7 Receiver Serial Clock (SCKR)

SCKR is a bidirectional pin providing the receivers serial bit clock for the ESAI interface. The direction of this pin is determined by the RCKD bit in the RCCR register.The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).

When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OF0, this pin reflects the value of the OF0 bit in the SAICR register, and the data in the OF0 bit shows up at the pin synchronized to the frame sync being used by the transmitter and receiver sections. When this pin is configured as the input flag IF0, the data value at the pin is stored in the IF0 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.

SCKR may be programmed as a disconnected pin (PC0) when the ESAI SCKR function is not being used. (See Table 19-38.)

NOTE

Although the external ESAI serial clocks can be independent of and asynchronous to the internal 133 MHz ESAI system clock, the external ESAI serial clock frequency cannot exceed 133MHz/4 = 33.25 MHz and each external ESAI serial clock phase must exceed the minimum of 2 x 1/133MHz = 15.04ns.

For SCKR pin mode definitions, see Table 19-29.

Table 19-1 provides a list of asynchronous-mode receiver clock sources. For more information about EXTAL/ESAI clocking control bits (ERI,ERO), see Table 19-8.”

Table 19-1. Receiver Clock Sources (Asynchronous Mode Only)

RHCKD	RFSD	RCKD	ERI	ERO	Receiver Bit Clock Source	Outputs		
0	0	0	N/A	N/A	SCKR			
0	0	1	N/A	N/A	HCKR			SCKR
0	1	0	N/A	N/A	SCKR		FSR	
0	1	1	N/A	N/A	HCKR		FSR	SCKR
1	0	0	0	0	SCKR	HCKR		
1	0	0	0	1	SCKR	HCKR		
1	0	0	1	0	SCKR	HCKR		
1	0	0	1	1	SCKR	HCKR		
1	0	1	0	0	Fsys[1]	HCKR		SCKR
1	0	1	0	1	Fsys	HCKR		SCKR
1	0	1	1	0	EXTAL[2]	HCKR		SCKR

Table 19-1. Receiver Clock Sources (Asynchronous Mode Only) (Continued)

RHCKD	RFSD	RCKD	ERI	ERO	Receiver Bit Clock Source	Outputs		
1	0	1	1	1	EXTAL	HCKR		SCKR
1	1	0	0	0	SCKR	HCKR	FSR	
1	1	0	0	1	SCKR	HCKR	FSR	
1	1	0	1	0	SCKR	HCKR	FSR	
1	1	0	1	1	SCKR	HCKR	FSR	
1	1	1	0	0	Fsys	HCKR	FSR	SCKR
1	1	1	0	1	Fsys	HCKR	FSR	SCKR
1	1	1	1	0	EXTAL	HCKR	FSR	SCKR
1	1	1	1	1	EXTAL	HCKR	FSR	SCKR

Note:
1. Fsys = 133MHz for i.MX35.
2. EXTAL is the on-chip clock sources other than ESAI system 133MHz clock. It is the 24.576MHz EXTAL_AUDIO clock in i.MX35 system.

19.2.8 Transmitter Serial Clock (SCKT)

SCKT is a bidirectional pin providing the transmitters serial bit clock for the ESAI interface. The direction of this pin is determined by the TCKD bit in the TCCR register. The SCKT is a clock input or output used by all the enabled transmitters in the asynchronous mode (SYN=0) or by all the enabled transmitters and receivers in the synchronous mode (SYN=1).

Table 19-2 provides a list of asynchronous-mode transmitter clock sources.

Table 19-2. Transmitter Clock Sources (Asynchronous Mode Only)

THCKD	TFSD	TCKD	ETI	ETO	Transmitter Bit Clock Source	Outputs		
0	0	0	N/A	N/A	SCKT			
0	0	1	N/A	N/A	HCKT			SCKT
0	1	0	N/A	N/A	SCKT		FST	
0	1	1	N/A	N/A	HCKT		FST	SCKT
1	0	0	0	0	SCKT	HCKT		
1	0	0	0	1	SCKT	HCKT		
1	0	0	1	0	SCKT	HCKT		
1	0	0	1	1	SCKT	HCKT		
1	0	1	0	0	Fsys[1]	HCKT		SCKT

Table 19-2. Transmitter Clock Sources (Asynchronous Mode Only) (Continued)

THCKD	TFSD	TCKD	ETI	ETO	Transmitter Bit Clock Source	Outputs		
1	0	1	0	1	Fsys	HCKT		SCKT
1	0	1	1	0	EXTAL[2]	HCKT		SCKT
1	0	1	1	1	EXTAL	HCKT		SCKT
1	1	0	0	0	SCKR	HCKT	FST	
1	1	0	0	1	SCKR	HCKT	FST	
1	1	0	1	0	SCKR	HCKT	FST	
1	1	0	1	1	SCKR	HCKT	FST	
1	1	1	0	0	Fsys	HCKT	FST	SCKT
1	1	1	0	1	Fsys	HCKT	FST	SCKT
1	1	1	1	0	EXTAL	HCKT	FST	SCKT
1	1	1	1	1	EXTAL	HCKT	FST	SCKT

Note:
1. Fsys = 133MHz for i.MX35.
2. EXTAL is the on-chip clock sources other than ESAI system 133MHz clock. It is the 24.576MHz EXTAL_AUDIO clock in i.MX35 system.

SCKT may be programmed as a disconnected pin (PC3) when the ESAI SCKT function is not being used. (See Table 19-38.)

For more information about EXTAL/ESAI clocking control bits (ETI, ETO), see the Table 19-8."

NOTE

Although the external ESAI serial clock can be independent of and asynchronous to the internal 133 MHz ESAI system clock, the external ESAI serial clock frequency cannot exceed 133MHz/4 = 33.25MHz and each external ESAI serial clock phase must exceed the minimum of 2 x 1/133MHz = 15.04ns.

19.2.9 Frame Sync for Receiver (FSR)

FSR is a bidirectional pin providing the receivers frame sync signal for the ESAI interface. The direction of this pin is determined by the RFSD bit in RCR register. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1). For FSR pin mode definitions, see Table 19-30; for receiver clock signals, see Table 19-1.

When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin reflects the value of the OF1 bit in the SAICR

register, and the data in the OF1 bit shows up at the pin synchronized to the frame sync being used by the transmitter and receiver sections. When configured as the input flag IF1, the data value at the pin is stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.

FSR may be programmed as a disconnected pin (PC1) when the ESAI FSR function is not being used. (See Table 19-38.)

19.2.10 Frame Sync for Transmitter (FST)

FST is a bidirectional pin providing the frame sync for both the transmitters and receivers in the synchronous mode (SYN=1) and for the transmitters only in asynchronous mode (SYN=0) (see Table 19-2). The direction of this pin is determined by the TFSD bit in the TCR register. When configured as an output, this pin is the internally generated frame sync signal. When configured as an input, this pin receives an external frame sync signal for the transmitters (and the receivers in synchronous mode).

FST may be programmed as a disconnected pin (PC4) when the ESAI FST function is not being used. (See Table 19-38.)

19.2.11 High Frequency Clock for Transmitter (HCKT)

HCKT is a bidirectional pin providing the transmitters high frequency clock for the ESAI interface. The direction of this pin is determined by the THCKD bit in the TCCR register. In the asynchronous mode (SYN=0), the HCKT pin operates as the high frequency clock input or output used by all enabled transmitters. In the synchronous mode (SYN=1), it operates as the high frequency clock input or output used by all enabled transmitters and receivers. When programmed as input this pin is used as an alternative high frequency clock source to the ESAI transmitter rather than the ARM-core main clock. When programmed as output it can serve as a high frequency sample clock (to external DACs for example) or as an additional system clock (see Table 19-2).

HCKT may be programmed as a disconnected pin (PC5) when the ESAI HCKT function is not being used. (See Table 19-38.)

19.2.12 High Frequency Clock for Receiver (HCKR)

HCKR is a bidirectional pin providing the receivers high frequency clock for the ESAI interface. The direction of this pin is determined by the RHCKD bit in the RCCR register. In the asynchronous mode (SYN=0), the HCKR pin operates as the high frequency clock input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as the serial flag 2 pin. For HCKR pin mode definitions, see Table 19-31; for receiver clock signals, see Table 19-1.

When this pin is configured as serial flag pin, its direction is determined by the RHCKD bit in the RCCR register. When configured as the output flag OF2, this pin reflects the value of the OF2 bit in the SAICR register, and the data in the OF2 bit shows up at the pin synchronized to the frame sync being used by the transmitter and receiver sections. When configured as the input flag IF2, the data value at the pin is stored in the IF2 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.

HCKR may be programmed as a disconnected pin (PC2) when the ESAI HCKR function is not being used. (See Table 19-38.)

19.2.13 Serial I/O Flags

Three ESAI pins (FSR, SCKR and HCKR) are available as serial I/O flags when the ESAI is operating in the synchronous mode (SYN=1). Their operation is controlled by RCKD, RFSD, TEBE bits in the RCR, RCCR and SAICR registers.The output data bits (OF2, OF1 and OF0) and the input data bits (IF2, IF1 and IF0) are double buffered to/from the HCKR, FSR and SCKR pins. Double buffering the flags keeps them in sync with the TX and RX data lines.

Each flag can be separately programmed. Flag 0 (SCKR pin) direction is selected by RCKD, RCKD=1 for output and RCKD=0 for input. Flag 1 (FSR pin) is enabled when the pin is not configured as external transmitter buffer enable (TEBE=0) and its direction is selected by RFSD, RFSD=1 for output and RFSD=0 for input. Flag 2 (HCKR pin) direction is selected by RHCKD, RHCKD=1 for output and RHCKD=0 for input.

When programmed as input flags, the SCKR, FSR and HCKR logic values, respectively, are latched at the same time as the first bit of the receive data word is sampled. Because the input was latched, the signal on the input flag pin (SCKR, FSR or HCKR) can change without affecting the input flag until the first bit of the next receive data word. When the received data words are transferred to the receive data registers, the input flag latched values are then transferred to the IF0, IF1 and IF2 bits in the SAISR register, where they may be read by software.

When programmed as output flags, the SCKR, FSR and HCKR logic values are driven by the contents of the OF0, OF1 and OF2 bits in the SAICR register respectively, and they are driven when the transmit data registers are transferred to the transmit shift registers. The value on SCKR, FSR and HCKR is stable from the time the first bit of the transmit data word is transmitted until the first bit of the next transmit data word is transmitted. Software may change the OF0-OF2 values thus controlling the SCKR, FSR and HCKR pin values for each transmitted word. The normal sequence for setting output flags when transmitting data is as follows: wait for TDE (transmitter empty) to be set; first write the flags, and then write the transmit data to the transmit registers. OF0, OF1, and OF2 are double buffered so that the flag states appear on the pins when the transmit data is transferred to the transmit shift register, that is, the flags are synchronous with the data.

19.3 Memory Map and Register Definition

Section 19.3, “Memory Map and Register Definition” provides the detailed descriptions for all of the ESAI registers.

19.3.1 Memory Map

For the base address of a particular module instantiation, see the system memory map.Table 19-3 shows the ESAI memory map.

Table 19-3. ESAI Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (ETDR)	ESAI Transmit Data Register	W	0x0000_0000	19.3.3.1/19-18
0x0004 (ERDR)	ESAI Receive Data Register	R	0x0000_0000	19.3.3.2/19-19
0x0008 (ECR)	ESAI Control Register	R/W	0x0000_0000	19.3.3.3/19-20
0x000C (ESR)	ESAI Status Register	R	0x0000_0000	19.3.3.4/19-21
0x0010 (TFCR)	Transmit FIFO Configuration Register	R/W	0x0000_0000	19.3.3.5/19-22
0x0014 (TFSR)	Transmit FIFO Status Register	R	0x0000_0000	19.3.3.6/19-24
0x0018 (RFCR)	Receive FIFO Configuration Register	R/W	0x0000_0000	19.3.3.7/19-25
0x001C (RFSR)	Receive FIFO Status Register	R	0x0000_0000	19.3.3.8/19-26
0x0020–0x007C	Reserved	R	0x0000_0000	
0x0080 (TX0)	Transmit Data Register 0	W	0x0000_0000	19.3.3.9/19-27
0x0084 (TX1)	Transmit Data Register 1	W	0x0000_0000	19.3.3.9/19-27
0x0088 (TX2)	Transmit Data Register 2	W	0x0000_0000	19.3.3.9/19-27
0x008C (TX3)	Transmit Data Register 3	W	0x0000_0000	19.3.3.9/19-27
0x0090 (TX4)	Transmit Data Register 4	W	0x0000_0000	19.3.3.9/19-27
0x0094 (TX5)	Transmit Data Register 5	W	0x0000_0000	19.3.3.9/19-27
0x0098 (TSR)	Transmit Slot Register	W	0x0000_0000	19.3.3.11/19-31
0x009C	Reserved	R	0x0000_0000	
0x00A0 (RX0)	Receive Data Register 0	R	0x0000_0000	19.3.3.12/19-31
0x00A4 (RX1)	Receive Data Register 1	R	0x0000_0000	19.3.3.12/19-31
0x00A8 (RX2)	Receive Data Register 2	R	0x0000_0000	19.3.3.12/19-31
0x00AC (RX3)	Receive Data Register 3	R	0x0000_0000	19.3.3.12/19-31
0x00B0 to 0x00C8	Reserved	R	0x0000_0000	
0x00CC (SAISR)	Serial Audio Interface Status Register	R	0x0000_0000	19.3.3.14/19-32
0x00D0 (SAICR)	Serial Audio Interface Control Register	R/W	0x0000_0000	19.3.3.15/19-35
0x00D4 (TCR)	Transmit Control Register	R/W	0x0000_0000	19.3.3.16/19-37
0x00D8 (TCCR)	Transmit Clock Control Register	R/W	0x0000_0000	19.3.3.17/19-46
0x00DC (RCR)	Receive Control Register	R/W	0x0000_0000	19.3.3.18/19-49
0x00E0 (RCCR)	Receive Clock Control Register	R/W	0x0000_0000	19.3.3.19/19-53
0x00E4 (TSMA)	Transmit Slot Mask Register A	R/W	0x0000_FFFF	19.3.3.20/19-57
0x00E8 (TSMB)	Transmit Slot Mask Register B	R/W	0x0000_FFFF	19.3.3.21/19-57
0x00EC (RSMA)	Receive Slot Mask Register A	R/W	0x0000_FFFF	19.3.3.22/19-58

Table 19-3. ESAI Memory Map (Continued)

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x00F0 (RSMB)	Receive Slot Mask Register B	R/W	0x0000_FFFF	19.3.3.23/19-59
0x00F8 (PRRC)	Port C Direction Register	R/W	0x0000_0000	19.3.3.25/19-61
0x00FC (PCRC)	Port C Control Register	R/W	0x0000_0000	19.3.3.26/19-61

19.3.2 Register Summary

Figure 19-2 shows the key to register tables and Table 19-4 shows the register figure conventions.



Figure 19-2. Key to Register Fields

Table 19-4. Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 19-5 summarizes the ESAI registers.

Table 19-5. ESAI Register Summary

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (ETDR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	ETDR[31:16]															
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	ETDR[15:0]															
0x0004 (ERDR)	R	ERDR[31:16]															
	W																
	R	ERDR[15:0]															
	W																
0x0008 (ECR)	R	0	0	0	0	0	0	0	0	0	0	0	0	ETI	ETO	ERI	ERO
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ERST	ESAIEN
	W																
0x000C (ESR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	TINIT	RFF	TFE	TLS	TDE	TED	TD	RLS	RDE	RED	RD
	W																
0x0010 (TFCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	TIEN	TWA[2:0]		
	W																
	R	TFWM[7:0]								TE5	TE4	TE3	TE2	TE1	TE0	TFR	TFEN
	W																
0x0014 (TFSR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	NTFO[2:0]			0	NTFI[2:0]			TFCNT[7:0]							
	W																
0x0018 (RFCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	REXT	RWA[2:0]		
	W																
	R	RFWM[7:0]								0	0	RE3	RE2	RE1	RE0	RFR	RFEN
	W																

Table 19-5. ESAI Register Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x001C (RFSR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	NRFI[1:0]		0	0	NRFO[1:0]		RFCNT[7:0]							
	W																
0x0080 (TX0)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									TX0[23:16]							
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TX0[15:0]															
0x0084 (TX1)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									TX1[23:16]							
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TX1[15:0]															
0x0088 (TX2)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									TX2[23:16]							
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TX2[15:0]															
0x008C (TX3)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									TX3[23:16]							
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TX3[15:0]															
0x0090 (TX4)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									TX4[23:16]							
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TX4[15:0]															
0x0094 (TX5)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									TX5[23:16]							
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TX5[15:0]															

Table 19-5. ESAI Register Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0098 (TSR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									TSR[23:16]							
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	TSR[15:0]															
0x00A0 (RX0)	R	0	0	0	0	0	0	0	0	RX0[23:0]							
	W																
	R	RX0[15:0]															
	W																
0x00A4 (RX1)	R	0	0	0	0	0	0	0	0	RX1[23:0]							
	W																
	R	RX1[15:0]															
	W																
0x00A8 (RX2)	R	0	0	0	0	0	0	0	0	RX2[23:0]							
	W																
	R	RX2[15:0]															
	W																
0x00AC (RX3)	R	0	0	0	0	0	0	0	0	RX3[23:0]							
	W																
	R	RX3[15:0]															
	W																
0x00CC (SAISR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TODFE	TEDE
	W																
	R	TDE	TUE	TFS	0	0	RODF	REDF	RDF	ROE	RFS	0	0	0	IF2	IF1	IF0
	W																
0x00D0 (SAICR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	ALC	TEBE	SYN	0	0	0	OF2	OF1	OF0
	W																

Table 19-5. ESAI Register Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00D4 (TCR)	R	0	0	0	0	0	0	0	0	TLIE	TIE	TDEIE	TEIE	TPR	0	PADC	TFSR
	W																
	R	TFSL	TSWS[4:0]					TMOD[1:0]		TWA	TSHFD	TE5	TE4	TE3	TE2	TE1	TE0
	W																
0x00D8 (TCCR)	R	0	0	0	0	0	0	0	0	THCKD	TFSD	TCKD	THCKP	TFSP	TCKP	TFP[3:2]	
	W																
	R	TFP[1:0]		TDC[4:0]					TPSR	TPM[7:0]							
	W																
0x00DC (RCR)	R	0	0	0	0	0	0	0	0	RLIE	RIE	RDEIE	REIE	RPR	0	0	RFSR
	W																
	R	RFSL	RSWS[4:0]					RMOD[1:0]		RWA	RSHFD	0	0	RE3	RE2	RE1	RE0
	W																
0x00E0 (RCCR)	R	0	0	0	0	0	0	0	0	RHCKD	RFSD	RCKD	RHCKP	RFSP	RCKP	RFP[3:2]	
	W																
	R	RFP[1:0]		RDC[4:0]					RPSR	RPM[7:0]							
	W																
0x00E4 (TSMA)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	TS[15:0]															
	W																
0x00E8 (TSMB)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	TS[31:16]															
	W																
0x00EC (RSMA)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	RS[15:0]															
	W																

Table 19-5. ESAI Register Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00F0 (RSMB)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	RS[31:16]															
	W																
0x00F8 (PRRC)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	PDC[11:0]											
	W																
0x00FC (PCRC)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	PC[11:0]											
	W																

19.3.3 Register Descriptions

This section consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Details of register bit and field function follow the register diagrams in bit order.

19.3.3.1 ESAI Transmit Data Register (ETDR)

Offset 0x0000 (ETDR) Access: User write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	ETDR[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	EDTR[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-3. ESAI Transmit Data Register

Table 19-6. ESAI Transmit Data Register Field Descriptions

Field	Description
31–0 ETDR [31:0]	ESAI Transmit Data Register. Writing to this register stores the data written into the ESAI Transmit FIFO. Writing to this register when the Transmit FIFO is full causes the data written to be lost (the existing data within the FIFO is not overwritten). When multiple ESAI transmitters are enabled, the data for each transmitter must be interleaved from lowest transmitter to highest transmitter (for example, if transmitters 0, 2 and 3 are enabled then data must be written as follows: transmitter #0, transmitter #2, transmitter #3, transmitter #0, transmitter #2, transmitter #3, transmitter #0, ...). Data within the ESAI Transmit FIFO is passed to the ESAI transmit shifter registers as defined by the Transmit Word Alignment configuration bits.

19.3.3.2 ESAI Receive Data Register (ERDR)

Offset 0x0004 (ERDR) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ERDR[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ERDR[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-4. ESAI Receive Data Register

Table 19-7. ESAI Receive Data Register Field Descriptions

Field	Description
31–0 ERDR [31:0]	ESAI Receive Data Register. Reading this register returns the data within the ESAI Receive FIFO. Reading this register when the Receive FIFO is empty returns the last valid data word. When multiple ESAI receivers are enabled, the data for each receiver is interleaved from lowest receiver to highest receiver (for example, if receivers 0, 2 and 3 are enabled then data is returned as follows: receiver #0, receiver #2, receiver #3, receiver #0, receiver #2, receiver #3, receiver #0, and so on). Data is passed from the ESAI receive shift registers to the ESAI Receive FIFO as defined by the Receiver Word Alignment configuration bits either zero or sign-extended based on the Receive Extension control bit.

19.3.3.3 ESAI Control Register (ECR)

Offset 0x0008 (ECR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	ETI	ETO	ERI	ERO
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ERST	ESAI EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-5. ESAI Control Register

Table 19-8. ESAI Control Register Field Descriptions

Field	Description
31–20	Reserved
19 ETI	EXTAL Transmitter In. Mux EXTAL in place of the High Frequency Transmitter Clock input pin. HCKT can still be used to drive a divided down EXTAL or as GPIO. 0 HCKT pin has normal function. 1 EXTAL muxed into HCKT input.
18 ETO	EXTAL Transmitter Out. Drive the EXTAL input on the High Frequency Transmitter Clock pin. 0 HCKT pin has normal function. 1 EXTAL driven onto HCKT pin.
17 ERI	EXTAL Receiver In. Mux EXTAL in place of the High Frequency Receiver Clock input pin. HCKR can still be used to drive a divided down EXTAL or as GPIO. 0 HCKR pin has normal function. 1 EXTAL muxed into HCKR input.
16 ERO	EXTAL Receiver Out. Drive the EXTAL input on the High Frequency Receiver Clock pin. 0 HCKR pin has normal function. 1 EXTAL driven onto HCKR pin.
15–2	Reserved
1 ERST	ESAI Reset. Reset the ESAI core logic (including configuration registers) but not the ESAI FIFOs. 0 ESAI not reset. 1 ESAI reset.
0 ESAIEN	ESAI Enable. Enables/disables the ESAI logic clock. Enable the ESAI before reading or writing other ESAI registers. 0 ESAI disabled. 1 ESAI enabled.

19.3.3.4 ESAI Status Register (ESR)

Offset 0x000C (ESR) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	TINIT	RFF	TFE	TLS	TDE	TED	TD	RLS	RDE	RED	RD
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-6. ESAI Status Register

Table 19-9. ESAI Status Register Field Descriptions

Field	Description
31–11	Reserved
10 TINIT	Transmit Initialization. Indicates that the Transmit FIFO is writing the first word for each enabled transmitter into the Transmit Data Registers. This bit sets when the Transmit FIFO is enabled (provided Transmit Initialization is enabled) and clears after the Transmit Data Registers have been initialized. The Transmit Enable bits in the Transmit Control Register should not be set until this flag has cleared. 0 Transmitter has finished initializing the Transmit Data Registers (or Transmit FIFO is not enabled or Transmit Initialization is not enabled). 1 Transmitter has not finished initializing the Transmit Data Registers.
9 RFF	Receive FIFO Full. Indicates that the number of data words in the Receive FIFO has equaled or exceeded the Receive FIFO Watermark. This flag also drives the ESAI Receiver DMA request line. ESAI FIFO DMA requests see Section 19.4.3, “ESAI DMA Requests from the FIFOs”. 0 Number of words in Receive FIFO less than Receive FIFO watermark. 1 Number of words in Receive FIFO is equal to or greater than Receive FIFO watermark.
8 TFE	Transmit FIFO Empty. Indicates that the number of empty slots in the Transmit FIFO has met or exceeded the Transmit FIFO Watermark. This flag also drives the ESAI Transmitter DMA request line. ESAI FIFO DMA request see Section 19.4.3, “ESAI DMA Requests from the FIFOs”. 0 Number of empty slots in Transmit FIFO less than Transmit FIFO watermark. 1 Number of empty slots in Transmit FIFO is equal to or greater than Transmit FIFO watermark.
7 TLS	Transmit Last Slot. Reading this register when TLS is set will negate the Transmit Last Slot interrupt. 0 TLS is not the highest priority active interrupt. 1 TLS is the highest priority active interrupt.
6 TDE	Transmit Data Exception. 0 TDE is not the highest priority active interrupt. 1 TDE is the highest priority active interrupt.
5 TED	Transmit Even Data. 0 TED is not the highest priority active interrupt. 1 TED is the highest priority active interrupt.

Table 19-9. ESAI Status Register Field Descriptions (Continued)

Field	Description
4 TD	Transmit Data. 0 TD is not the highest priority active interrupt. 1 TD is the highest priority active interrupt.
3 RLS	Receive Last Slot. Reading this register when RLS is set will negate the Receive Last Slot interrupt. 0 RLS is not the highest priority active interrupt. 1 RLS is the highest priority active interrupt.
2 RDE	Receive Data Exception. 0 RDE is not the highest priority active interrupt. 1 RDE is the highest priority active interrupt.
1 RED	Receive Even Data. 0 RED is not the highest priority active interrupt. 1 RED is the highest priority active interrupt.
0 RD	Receive Data. 0 RD is not the highest priority active interrupt. 1 RD is the highest priority active interrupt.

19.3.3.5 Transmit FIFO Configuration Register (TFCR)

Offset 0x0010 (TFCR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	TIEN	TWA[2:0]		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TFWM[7:0]								TE5	TE4	TE3	TE2	TE1	TE0	TFR	TFEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-7. Transmit FIFO Configuration Register

Table 19-10. Transmit FIFO Configuration Register Field Descriptions

Field	Description
31–20	Reserved
19 TIEN	Transmitter Initialization Enable. Enables the initialization of the Transmit Data Registers when the Transmitter FIFO is enabled. 0 Transmit Data Registers are not initialized from the FIFO once the Transmit FIFO is enabled. Software must manually initialize the Transmit Data Registers separately. 1 Transmit Data Registers are initialized from the FIFO once the Transmit FIFO is enabled.

Table 19-10. Transmit FIFO Configuration Register Field Descriptions (Continued)

Field	Description
18–16 TWA [2:0]	Transmit Word Alignment. Configures the alignment of the data written into the ESAI Transmit Data Register and then passed to the relevant 24 bit Transmit shift register. 000 MSB of data is bit 31. Data bits 7–0 are ignored when passed to transmit shift register. 001 MSB of data is bit 27. Data bits 3–0 are ignored when passed to transmit shift register. 010 MSB of data is bit 23. 011 MSB of data is bit 19. Bottom 4 bits of transmit shift register are zeroed. 100 MSB of data is bit 15. Bottom 8 bits of transmit shift register are zeroed. 101 MSB of data is bit 11. Bottom 12 bits of transmit shift register are zeroed. 110 MSB of data is bit 7. Bottom 16 bits of transmit shift register are zeroed. 111 MSB of data is bit 3. Bottom 20 bits of transmit shift register are zeroed.
15–8 TFWM [7:0]	Transmit FIFO Watermark. These bits configure the threshold at which the Transmit FIFO Empty flag will set. The TFE is set when the number of empty slots in the Transmit FIFO equal or exceed the selected threshold.
7 TE5	Transmitter #5 FIFO Enable. This bit enables transmitter #5 to use the Transmit FIFO. Do not change this bit when the Transmitter FIFO is enabled. 0 Transmitter #5 is not using the Transmit FIFO. 1 Transmitter #5 is using the Transmit FIFO.
6 TE4	Transmitter #4 FIFO Enable. This bit enables transmitter #4 to use the Transmit FIFO. Do not change this bit when the Transmitter FIFO is enabled. 0 Transmitter #4 is not using the Transmit FIFO. 1 Transmitter #4 is using the Transmit FIFO.
5 TE3	Transmitter #3 FIFO Enable. This bit enables transmitter #3 to use the Transmit FIFO. Do not change this bit when the Transmitter FIFO is enabled. 0 Transmitter #3 is not using the Transmit FIFO. 1 Transmitter #3 is using the Transmit FIFO.
4 TE2	Transmitter #2 FIFO Enable. This bit enables transmitter #2 to use the Transmit FIFO. Do not change this bit when the Transmitter FIFO is enabled. 0 Transmitter #2 is not using the Transmit FIFO. 1 Transmitter #2 is using the Transmit FIFO.
3 TE1	Transmitter #1 FIFO Enable. This bit enables transmitter #1 to use the Transmit FIFO. Do not change this bit when the Transmitter FIFO is enabled. 0 Transmitter #1 is not using the Transmit FIFO. 1 Transmitter #1 is using the Transmit FIFO.
2 TE0	Transmitter #0 FIFO Enable. This bit enables transmitter #0 to use the Transmit FIFO. Do not change this bit when the Transmitter FIFO is enabled. 0 Transmitter #0 is not using the Transmit FIFO. 1 Transmitter #0 is using the Transmit FIFO.
1 TFR	Transmit FIFO Reset. This bit resets the Transmit FIFO pointers. 0 Transmit FIFO not reset. 1 Transmit FIFO reset.
0 TFE	Transmit FIFO Enable. This bit enables the use of the Transmit FIFO. 0 Transmit FIFO disabled. 1 Transmit FIFO enabled.

19.3.3.6 Transmit FIFO Status Register (TFSR)

Offset 0x0014 (TFSR) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	NTFO[2:0]			0	NTFI[2:0]			TFCNT[7:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-8. Transmit FIFO Status Register

Table 19-11. Transmit FIFO Status Register Field Descriptions

Field	Description
31–15	Reserved
14–12 NTFO [2:0]	Next Transmitter FIFO Out. Indicates which Transmit Data Register receives the top word of the Transmit FIFO. This will usually equal the lowest enabled transmitter, unless the transmit FIFO is empty. 000 Transmitter #0 receives next word from the Transmit FIFO. 001 Transmitter #1 receives next word from the Transmit FIFO. 010 Transmitter #2 receives next word from the Transmit FIFO. 011 Transmitter #3 receives next word from the Transmit FIFO. 100 Transmitter #4 receives next word from the Transmit FIFO. 101 Transmitter #5 receives next word from the Transmit FIFO. 110 Reserved. 111 Reserved.
11	Reserved
10–8 NTFI [2:0]	Next Transmitter FIFO In. Indicates which transmitter receives the next word written to the FIFO. 000 Transmitter #0 receives next word written to the Transmit FIFO. 001 Transmitter #1 receives next word written to the Transmit FIFO. 010 Transmitter #2 receives next word written to the Transmit FIFO. 011 Transmitter #3 receives next word written to the Transmit FIFO. 100 Transmitter #4 receives next word written to the Transmit FIFO. 101 Transmitter #5 receives next word written to the Transmit FIFO. 110 Reserved. 111 Reserved.
7–0 TFCNT [7:0]	Transmit FIFO Counter. These bits indicate the number of data words stored in the Transmit FIFO.

19.3.3.7 Receive FIFO Configuration Register (RFCR)

Offset 0x0018 (RFCR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	REXT	RWA[2:0]		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RFWM[7:0]								0	0	RE3	RE2	RE1	RE0	RFR	RFEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-9. Receive FIFO Configuration Register

Table 19-12. Receive FIFO Configuration Register Field Descriptions

Field	Description
31–20	Reserved
19 REXT	Receive Extension. Enables the receive data to be returned sign extended when the Receive Word Alignment is configured to return data where the MSB is not aligned with bit 31. 0 Receive data is zero extended. 1 Receive data is sign extended.
18–16 RWA [2:0]	Receive Word Alignment. Configures the alignment of the data passed from the relevant 24 bit Receive shift register and read out the ESAI Receive Data Register. 000 MSB of data is at bit 31. Data bits 7–0 are zeroed. 001 MSB of data is at bit 27. Data bits 3–0 are zeroed. 010 MSB of data is at bit 23. 011 MSB of data is at bit 19. Data bits 3–0 from receive shift register are ignored. 100 MSB of data is at bit 15. Data bits 7–0 from receive shift register are ignored. 101 MSB of data is at bit 11. Data bits 11–0 from receive shift register are ignored. 110 MSB of data is at bit 7. Data bits 15–0 from receive shift register are ignored. 111 MSB of data is at bit 3. Data bits 19–0 from receive shift register are ignored.
15–8 RFWM [7:0]	Receive FIFO Watermark. These bits configure the threshold at which the Receive FIFO Full flag will set. The RFF is set when the number of words in the Receive FIFO equal or exceed the selected threshold. It can be set to a non-zero value.
7–6	Reserved
5 RE3	Receiver #3 FIFO Enable. This bit enables receiver #3 to use the Receive FIFO. Do not change this bit when the Receiver FIFO is enabled. 0 Receiver #3 is not using the Receive FIFO. 1 Receiver #3 is using the Receive FIFO.
4 RE2	Receiver #2 FIFO Enable. This bit enables receiver #2 to use the Receive FIFO. Do not change this bit when the Receiver FIFO is enabled. 0 Receiver #2 is not using the Receive FIFO. 1 Receiver #2 is using the Receive FIFO.

Table 19-12. Receive FIFO Configuration Register Field Descriptions (Continued)

Field	Description
3 RE1	Receiver #1 FIFO Enable. This bit enables receiver #1 to use the Receive FIFO. Do not change this bit when the Receiver FIFO is enabled. 0 Receiver #1 is not using the Receive FIFO. 1 Receiver #1 is using the Receive FIFO.
2 RE0	Receiver #0 FIFO Enable. This bit enables receiver #0 to use the Receive FIFO. Do not change this bit when the Receiver FIFO is enabled. 0 Receiver #0 is not using the Receive FIFO. 1 Receiver #0 is using the Receive FIFO.
1 RFR	Receive FIFO Reset. This bit resets the Receive FIFO pointers. 0 Receive FIFO not reset. 1 Receive FIFO reset.
0 RFE	Receive FIFO Enable. This bit enables the use of the Receive FIFO. 0 Receive FIFO disabled. 1 Receive FIFO enabled.

19.3.3.8 Receive FIFO Status Register (RFSR)

Offset 0x001C (RFSR) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	NRFI[1:0]		0	0	NRFO[1:0]		RFCNT[7:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-10. Receive FIFO Status Register

Table 19-13. Receive FIFO Status Register Field Descriptions

Field	Description
31–14	Reserved
13–12 NRFI [1:0]	Next Receiver FIFO In. Indicates which Receiver Data Register the Receive FIFO will load next. This will usually equal the lowest enabled receiver, unless the receive FIFO is full. 00 Receiver #0 returns next word to the Receive FIFO. 01 Receiver #1 returns next word to the Receive FIFO. 10 Receiver #2 returns next word to the Receive FIFO. 11 Receiver #3 returns next word to the Receive FIFO.
11–10	Reserved

Table 19-13. Receive FIFO Status Register Field Descriptions (Continued)

Field	Description
9–8 NRFO [1:0]	Next Receiver FIFO Out. Indicates which receiver returns the top word of the Receive FIFO. 00 Receiver #0 returns next word from the Receive FIFO. 01 Receiver #1 returns next word from the Receive FIFO. 10 Receiver #2 returns next word from the Receive FIFO. 11 Receiver #3 returns next word from the Receive FIFO.
7–0 RFCNT [7:0]	Receive FIFO Counter. These bits indicate the number of data words stored in the Receive FIFO.

19.3.3.9 ESAI Transmit Data Registers (TX5, TX4, TX3, TX2,TX1,TX0)

TX5, TX4, TX3, TX2, TX1 and TX0 are 32-bit write-only registers. Data to be transmitted is written into these registers and is automatically transferred to the transmit shift registers (Figure 19-12 and Figure 19-13). The data written (8, 12, 16, 20, or 24 bits) should occupy the most significant portion of the TXx according to the ALC control bit setting. The unused bits (least significant portion and the 8 most significant bits when ALC=1) of the TXx are don't care bits. The Core is interrupted whenever the TXx becomes empty if the transmit data register empty interrupt has been enabled.

Offset 0x0080–0x0094 (TX0 - TX5) Access: User write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W									TXx[23:16]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	TXx[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-11. ESAI Transmit Data Registers

Table 19-14. ESAI Transmit Data Registers

Field	Description
31-24	Reserved
23–0 TXx [23:0]	Stores the data to be transmitted and is automatically transferred to the transmit shift registers.

19.3.3.10 ESAI Transmit Shift Registers

The transmit shift registers contain the data being transmitted (Figure 19-12 and Figure 19-13). Data is shifted out to the serial transmit data pins by the selected (internal/external) bit clock when the associated

frame sync I/O is asserted. The number of bits shifted out before the shift registers are considered empty and may be written to again can be 8, 12, 16, 20, 24 or 32 bits (determined by the slot length control bits in the TCR register). Data is shifted out of these registers MSB first if TSHFD=0 and LSB first if TSHFD=1.



Figure 19-12. ESAI Data Path Programming Model ([R/T]SHFD=0)



Figure 19-13. ESAI Data Path Programming Model ([R/T]SHFD=1)

19.3.3.11 ESAI Transmit Slot Register (TSR)

Offset 0x0098 (TSR) Access: User write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W									TSR[23:16]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	TSR[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-14. ESAI Transmit Slot Register

Table 19-15. ESAI Transmit Slot Register

Field	Description
31-24	Reserved
23–0 TSR [23:0]	The write-only Transmit Slot Register (TSR) is effectively a null data register that is used when the data is not to be transmitted in the available transmit time slot. The transmit data pins of all the enabled transmitters are in the high-impedance state for the respective time slot where TSR has been written. The Transmitter External Buffer Enable pin (FSR pin when SYN=1, TEBE=1, RFSD=1) disables the external buffers during the slot when the TSR register has been written.

19.3.3.12 ESAI Receive Data Registers (RX3, RX2, RX1, RX0)

RX3, RX2, RX1, and RX0 are 32-bit read-only registers that accept data from the receive shift registers when they become full (Figure 19-12 and Figure 19-13). The data occupies the most significant portion of the receive data registers, according to the ALC control bit setting. The unused bits (least significant portion and 8 most significant bits when ALC=1) read as zeros. The Core is interrupted whenever RXx becomes full if the associated interrupt is enabled.

Offset 0x00A0–0x00AC (RX0 - RX3) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	RXx[23:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RXx[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-15. ESAI Receive Data Registers

Table 19-16. ESAI Receive Data Register Field Descriptions

Field	Description
31–24	Reserved
23-0 RXx [23:0]	Accept data from the receive shift registers when they become full

19.3.3.13 ESAI Receive Shift Registers

The receive shift registers (Figure 19-12 and Figure 19-13) receive the incoming data from the serial receive data pins. Data is shifted in by the selected (internal/external) bit clock when the associated frame sync I/O is asserted. Data is assumed to be received MSB first if RSHFD=0 and LSB first if RSHFD=1. Data is transferred to the ESAI receive data registers after 8, 12, 16, 20, 24, or 32 serial clock cycles were counted, depending on the slot length control bits in the RCR register.

19.3.3.14 ESAI Status Register (SAISR)

The Status Register (SAISR) is a read-only status register used by the ARM-Core to read the status and serial input flags of the ESAI. The status bits are described in the following paragraphs.

Offset 0x00CC (SAISR) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TODFE	TEDE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TDE	TUE	TFS	0	0	RODF	REDF	RDF	ROE	RFS	0	0	0	IF2	IF1	IF0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-16. ESAI Status Register

Table 19-17. ESAI Status Register Field Descriptions

Field	Description
31–18	Reserved.
17 TODFE	SAISR Transmit Odd-Data Register Empty. When set, TODFE indicates that the enabled transmitter data registers became empty at the beginning of an odd time slot. Odd time slots are all odd-numbered slots (1, 3, 5, and so on). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. This flag is set when the contents of the transmit data register of all the enabled transmitters are transferred to the transmit shift registers; it is also set for a TSR disabled time slot period in network mode (as if data were being transmitted after the TSR was written). When set, TODFE indicates that data should be written to all the TX registers of the enabled transmitters or to the transmit slot register (TSR). TODE is cleared when the Core writes to all the transmit data registers of the enabled transmitters, or when the Core writes to the TSR to disable transmission of the next time slot. If TIE is set, an ESAI transmit data interrupt request is issued when TODFE is set. Hardware, software, ESAI individual reset clear TODFE.
16 TEDE	SAISR Transmit Even-Data Register Empty. When set, TEDE indicates that the enabled transmitter data registers became empty at the beginning of an even time slot. Even time slots are all even-numbered slots (0, 2, 4, 6, etc.). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. The zero time slot is considered even. This flag is set when the contents of the transmit data register of all the enabled transmitters are transferred to the transmit shift registers; it is also set for a TSR disabled time slot period in network mode (as if data were being transmitted after the TSR was written). When set, TEDE indicates that data should be written to all the TX registers of the enabled transmitters or to the transmit slot register (TSR). TEDE is cleared when the Core writes to all the transmit data registers of the enabled transmitters, or when the Core writes to the TSR to disable transmission of the next time slot. If TIE is set, an ESAI transmit data interrupt request is issued when TEDE is set. Hardware, software, ESAI individual reset clear TEDE.
15 TDE	SAISR Transmit Data Register Empty. TDE is set when the contents of the transmit data register of all the enabled transmitters are transferred to the transmit shift registers; it is also set for a TSR disabled time slot period in network mode (as if data were being transmitted after the TSR was written). When set, TDE indicates that data should be written to all the TX registers of the enabled transmitters or to the transmit slot register (TSR). TDE is cleared when the Core writes to all the transmit data registers of the enabled transmitters, or when the Core writes to the TSR to disable transmission of the next time slot. If TIE is set, an ESAI transmit data interrupt request is issued when TDE is set. Hardware, software, ESAI individual reset clear TDE.

Table 19-17. ESAI Status Register Field Descriptions (Continued)

Field	Description
14 TUE	SAISR Transmit Underrun Error Flag. TUE is set when at least one of the enabled serial transmit shift registers is empty (no new data to be transmitted) and a transmit time slot occurs. When a transmit underrun error occurs, the previous data (which is still present in the TX registers that were not written) is retransmitted. If TEIE is set, an ESAI transmit data with exception (underrun error) interrupt request is issued when TUE is set. Hardware, software, ESAI individual reset clear TUE. TUE is also cleared by reading the SAISR with TUE set, followed by writing to all the enabled transmit data registers or to TSR.
13 TFS	SAISR Transmit Frame Sync Flag. When set, TFS indicates that a transmit frame sync occurred in the current time slot. TFS is set at the start of the first time slot in the frame and cleared during all other time slots. Data written to a transmit data register during the time slot when TFS is set is transmitted (in network mode), if the transmitter is enabled, during the second time slot in the frame. TFS is useful in network mode to identify the start of a frame. TFS is cleared by hardware, software, ESAI individual reset. TFS is valid only if at least one transmitter is enabled, that is, one or more of TE0, TE1, TE2, TE3, TE4 and TE5 are set. (In normal mode, TFS always reads as a one when transmitting data because there is only one time slot per frame – the “frame sync” time slot)
12-11	Reserved.
10 RODF	SAISR Receive Odd-Data Register Full. When set, RODF indicates that the received data in the receive data registers of the enabled receivers have arrived during an odd time slot when operating in the network mode. Odd time slots are all odd-numbered slots (1, 3, 5, and so on). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. RODF is set when the contents of the receive shift registers are transferred to the receive data registers. RODF is cleared when the Core reads all the enabled receive data registers or cleared by hardware, software, ESAI individual resets.
9 REDF	SAISR Receive Even-Data Register Full. When set, REDF indicates that the received data in the receive data registers of the enabled receivers have arrived during an even time slot when operating in the network mode. Even time slots are all even-numbered slots (0, 2, 4, 6, and so on). Time slots are numbered from zero to N-1, where N is the number of time slots in the frame. The zero time slot is considered even. REDF is set when the contents of the receive shift registers are transferred to the receive data registers. REDF is cleared when the Core reads all the enabled receive data registers or cleared by hardware, software, ESAI individual resets. If REDIE is set, an ESAI receive even slot data interrupt request is issued when REDF is set.
8 RDF	SAISR Receive Data Register Full. RDF is set when the contents of the receive shift register of an enabled receiver is transferred to the respective receive data register. RDF is cleared when the Core reads the receive data register of all enabled receivers or cleared by hardware, software, ESAI individual reset. If RIE is set, an ESAI receive data interrupt request is issued when RDF is set.
7 ROE	SAISR Receive Overrun Error Flag. The ROE flag is set when the serial receive shift register of an enabled receiver is full and ready to transfer to its receiver data register (RXx) and the register is already full (RDF=1). If REIE is set, an ESAI receive data with exception (overrun error) interrupt request is issued when ROE is set. Hardware, software, ESAI individual reset clear ROE. ROE is also cleared by reading the SAISR with ROE set, followed by reading all the enabled receive data registers.
6 RFS	SAISR Receive Frame Sync Flag. When set, RFS indicates that a receive frame sync occurred during reception of the words in the receiver data registers. This indicates that the data words are from the first slot in the frame. When RFS is clear and a word is received, it indicates (only in the network mode) that the frame sync did not occur during reception of that word. RFS is cleared by hardware, software, ESAI individual reset. RFS is valid only if at least one of the receivers is enabled (REx=1). (In normal mode, RFS always reads as a one when reading data because there is only one time slot per frame – the “frame sync” time slot)
5-3	Reserved.

Table 19-17. ESAI Status Register Field Descriptions (Continued)

Field	Description
2 IF2	SAISR Serial Input Flag 2. The IF2 bit is enabled only when the HCKR pin is defined as ESAI in the Port Control Register, SYN=1 and RHCKD=0, indicating that HCKR is an input flag and the synchronous mode is selected. Data present on the HCKR pin is latched during reception of the first received data bit after frame sync is detected. The IF2 bit is updated with this data when the receive shift registers are transferred into the receiver data registers. IF2 reads as a zero when it is not enabled. Hardware, software, ESAI individual reset clear IF2.
IF1	SAISR Serial Input Flag 1. The IF1 bit is enabled only when the FSR pin is defined as ESAI in the Port Control Register, SYN =1, RFSD=0 and TEBE=0, indicating that FSR is an input flag and the synchronous mode is selected. Data present on the FSR pin is latched during reception of the first received data bit after frame sync is detected. The IF1 bit is updated with this data when the receiver shift registers are transferred into the receiver data registers. IF1 reads as a zero when it is not enabled. Hardware, software, ESAI individual reset clear IF1.
IF0	SAISR Serial Input Flag 0. The IF0 bit is enabled only when the SCKR pin is defined as ESAI in the Port Control Register, SYN=1 and RCKD=0, indicating that SCKR is an input flag and the synchronous mode is selected. Data present on the SCKR pin is latched during reception of the first received data bit after frame sync is detected. The IF0 bit is updated with this data when the receiver shift registers are transferred into the receiver data registers. IF0 reads as a zero when it is not enabled. Hardware, software, ESAI individual reset clear IF0.

19.3.3.15 ESAI Common Control Register (SAICR)

The read/write Common Control Register (SAICR) contains control bits for functions that affect both the receive and transmit sections of the ESAI.

Offset 0x00D0 (SAICR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	ALC	TEBE	SYN	0	0	0	OF2	OF1	OF0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-17. Receive Common Control Register

Table 19-18. Common Control Register Field Descriptions

Field	Description
31–9	Reserved
8 ALC	SAICR Alignment Control. The ESAI is designed for 24-bit fractional data, thus shorter data words are left aligned to the MSB (bit 23). Some applications use 16-bit fractional data. In those cases, shorter data words may be left aligned to bit 15. The Alignment Control (ALC) bit supports these applications. If ALC is set, transmitted and received words are left aligned to bit 15 in the transmit and receive shift registers. If ALC is cleared, transmitted and received word are left aligned to bit 23 in the transmit and receive shift registers. While ALC is set, 20-bit and 24-bit words may not be used, and word length control should specify 8-, 12-, or 16-bit words; otherwise, results are unpredictable.
7 TEBE	SAICR Transmit External Buffer Enable. The Transmitter External Buffer Enable (TEBE) bit controls the function of the FSR pin when in the synchronous mode. If the ESAI is configured for operation in the synchronous mode (SYN=1), and TEBE is set while FSR pin is configured as an output (RFSD=1), the FSR pin functions as the transmitter external buffer enable control to enable the use of an external buffers on the transmitter outputs. If TEBE is cleared, the FSR pin functions as the serial I/O flag 1. See Table 19-30 for a summary of the effects of TEBE on the FSR pin.
6 SYNC	SAICR Synchronous Mode Selection. The Synchronous Mode Selection (SYN) bit controls whether the receiver and transmitter sections of the ESAI operate synchronously or asynchronously with respect to each other (see Figure 19-18). When SYN is cleared, the asynchronous mode is chosen and independent clock and frame sync signals are used for the transmit and receive sections. When SYN is set, the synchronous mode is chosen and the transmit and receive sections use common clock and frame sync signals. When in the synchronous mode (SYN=1), the transmit and receive sections use the transmitter section clock generator as the source of the clock and frame sync for both sections. Also, the receiver clock pins SCKR, FSR and HCKR now operate as I/O flags. See Table 19-29, Table 19-30, and Table 19-31 for the effects of SYN on the receiver clock pins.
5-3	Reserved.
2 OF2	SAICR Serial Output Flag 2. The Serial Output Flag 2 (OF2) is a data bit used to hold data to be send to the OF2 pin. When the ESAI is in the synchronous clock mode (SYN=1), the HCKR pin is configured as the ESAI flag 2. If the receiver high frequency clock direction bit (RHCKD) is set, the HCKR pin is the output flag OF2, and data present in the OF2 bit is written to the OF2 pin at the beginning of the frame in normal mode or at the beginning of the next time slot in network mode.
1 OF1	SAICR Serial Output Flag 1. The Serial Output Flag 1 (OF1) is a data bit used to hold data to be send to the OF1 pin. When the ESAI is in the synchronous clock mode (SYN=1), the FSR pin is configured as the ESAI flag 1. If the receiver frame sync direction bit (RFSD) is set and the TEBE bit is cleared, the FSR pin is the output flag OF1, and data present in the OF1 bit is written to the OF1 pin at the beginning of the frame in normal mode or at the beginning of the next time slot in network mode.
0 OF0	SAICR Serial Output Flag 0. The Serial Output Flag 0 (OF0) is a data bit used to hold data to be send to the OF0 pin. When the ESAI is in the synchronous clock mode (SYN=1), the SCKR pin is configured as the ESAI flag 0. If the receiver serial clock direction bit (RCKD) is set, the SCKR pin is the output flag OF0, and data present in the OF0 bit is written to the OF0 pin at the beginning of the frame in normal mode or at the beginning of the next time slot in network mode.



Figure 19-18. SAICR SYN Bit Operation

19.3.3.16 ESAI Transmit Control Register (TCR)

The read/write Transmit Control Register (TCR) controls the ESAI transmitter section. Interrupt enable bits for the transmitter section are provided in this control register. Operating modes are also selected in this register.

Offset 0x00D4 (TCR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	TLIE	TIE	TDEIE	TEIE	TPR	0	PADC	TFSR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TFSL	TSWS[4:0]					TMOD[1:0]		TWA	TSHFD	TE5	TE4	TE3	TE2	TE1	TE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-19. ESAI Transmit Control Register

Table 19-19. ESAI Transmit Control Register Field Descriptions

Field	Description
31-24	Reserved.
23 TLIE	TCR Transmit Last Slot Interrupt Enable. TLIE enables an interrupt at the beginning of last slot of a frame in network mode. When TLIE is set the Core is interrupted at the start of the last slot in a frame in network mode regardless of the transmit mask register setting. When TLIE is cleared the transmit last slot interrupt is disabled. TLIE is disabled when TDC[4:0]=0x00000 (on-demand mode). The use of the transmit last slot interrupt is described in Section 19.4.2, “ESAI Interrupt Requests”.
22 TIE	TCR Transmit Interrupt Enable. The Core is interrupted when TIE and the TDE flag in the SAISR status register are set. When TIE is cleared, this interrupt is disabled. Writing data to all the data registers of the enabled transmitters or to TSR clears TDE, thus clearing the interrupt. Transmit interrupts with exception have higher priority than normal transmit data interrupts, therefore if exception occurs (TUE is set) and TEIE is set, the ESAI requests an ESAI transmit data with exception interrupt from the interrupt controller.
21 TEDIE	TCR Transmit Even Slot Data Interrupt Enable. The TEDIE control bit is used to enable the transmit even slot data interrupts. If TEDIE is set, the transmit even slot data interrupts are enabled. If TEDIE is cleared, the transmit even slot data interrupts are disabled. A transmit even slot data interrupt request is generated if TEDIE is set and the TEDE status flag in the SAISR status register is set. Even time slots are all even-numbered time slots (0, 2, 4, etc.) when operating in network mode. The zero time slot in the frame is marked by the frame sync signal and is considered to be even. Writing data to all the data registers of the enabled transmitters or to TSR clears the TEDE flag, thus servicing the interrupt. Transmit interrupts with exception have higher priority than transmit even slot data interrupts, therefore if exception occurs (TUE is set) and TEIE is set, the ESAI requests an ESAI transmit data with exception interrupt from the interrupt controller.
20 TEIE	TCR Transmit Exception Interrupt Enable. When TEIE is set, the Core is interrupted when both TDE and TUE in the SAISR status register are set. When TEIE is cleared, this interrupt is disabled. Reading the SAISR status register followed by writing to all the data registers of the enabled transmitters clears TUE, thus clearing the pending interrupt.

Table 19-19. ESAI Transmit Control Register Field Descriptions (Continued)

Field	Description
19 TPR	TCR Transmit Section Personal Reset. The TPR control bit is used to put the transmitter section of the ESAI in the personal reset state. The receiver section is not affected. When TPR is cleared, the transmitter section may operate normally. When TPR is set, the transmitter section enters the personal reset state immediately. When in the personal reset state, the status bits are reset to the same state as after hardware reset. The control bits are not affected by the personal reset state. The transmitter data pins are tristated while in the personal reset state; if a stable logic level is desired, the transmitter data pins should be defined as GPIO outputs, or external pull-up or pull-down resistors should be used. The transmitter clock outputs drive zeroes while in the personal reset state. Note that to leave the personal reset state by clearing TPR, the procedure described in Section 19.5.2, "ESAI Initialization Examples" should be followed.
18	Reserved.
17 PADC	TCR Transmit Zero Padding Control. When PADC is cleared, zero padding is disabled. When PADC is set, zero padding is enabled. PADC, in conjunction with the TWA control bit, determines the way that padding is done for operating modes where the word length is less than the slot length. See the TWA bit description in bit 7 for more details. Since the data word is shorter than the slot length, the data word is extended until achieving the slot length, according to the following rule: 1. If the data word is left-aligned (TWA=0), and zero padding is disabled (PADC=0), the last data bit is repeated after the data word has been transmitted. If zero padding is enabled (PADC=1), zeroes are transmitted after the data word has been transmitted. 2. If the data word is right-aligned (TWA=1), and zero padding is disabled (PADC=0), the first data bit is repeated before the transmission of the data word. If zero padding is enabled (PADC=1), zeroes are transmitted before the transmission of the data word.
16 TFSR	TCR Transmit Frame Sync Relative Timing. TFSR determines the relative timing of the transmit frame sync signal as referred to the serial data lines, for a word length frame sync only (TFSL=0). When TFSR is cleared the word length frame sync occurs together with the first bit of the data word of the first slot. When TFSR is set the word length frame sync starts one serial clock cycle earlier, that is, together with the last bit of the previous data word.
15 TFSL	TCR Transmit Frame Sync Length. The TFSL bit selects the length of frame sync to be generated or recognized. If TFSL is cleared, a word-length frame sync is selected. If TFSL is set, a 1-bit clock period frame sync is selected. See Figure 19-21 for examples of frame length selection.
14-10 TSWS [14:10]	TCR Tx Slot and Word Length Select (TSWS4-TSWS0). The TSWS4–TSWS0 bits are used to select the length of the slot and the length of the data words being transferred via the ESAI. The word length must be equal to or shorter than the slot length. The possible combinations are shown in Table 19-21. See also the ESAI data path programming model in Figure 19-12 and Figure 19-13.
9-8 TMOD [9:8]	TCR Transmit Network Mode Control (TMOD1-TMOD0). The TMOD1 and TMOD0 bits are used to define the network mode of ESAI transmitters, as shown in Table 19-20. In the normal mode, the frame rate divider determines the word transfer rate – one word is transferred per frame sync during the frame sync time slot, as shown in Figure 19-20. In network mode, it is possible to transfer a word for every time slot, as shown in Figure 19-20. For further details, see Section 19.1.2, "Modes of Operation." In order to be compatible with AC-97 specifications, TSWS4-TSWS0 should be set to 00011 (20-bit slot, 20-bit word length), TFSL and TFSR should be cleared, and TDC4-TDC0 should be set to 0x0C (13 words in frame). If TMOD[1:0]=0x11 and the above recommendations are followed, the first slot and word will be 16 bits long, and the next 12 slots and words will be 20 bits long, as required by the AC97 protocol.

Table 19-19. ESAI Transmit Control Register Field Descriptions (Continued)

Field	Description
7 TWA	TCR Transmit Word Alignment Control. The Transmitter Word Alignment Control (TWA) bit defines the alignment of the data word in relation to the slot. This is relevant for the cases where the word length is shorter than the slot length. If TWA is cleared, the data word is left-aligned in the slot frame during transmission. If TWA is set, the data word is right-aligned in the slot frame during transmission. Since the data word is shorter than the slot length, the data word is extended until achieving the slot length, according to the following rule: 1. If the data word is left-aligned (TWA=0), and zero padding is disabled (PADC=0), the last data bit is repeated after the data word has been transmitted. If zero padding is enabled (PADC=1), zeroes are transmitted after the data word has been transmitted. 2. If the data word is right-aligned (TWA=1), and zero padding is disabled (PADC=0), the first data bit is repeated before the transmission of the data word. If zero padding is enabled (PADC=1), zeroes are transmitted before the transmission of the data word.
6 TSHFD	TCR Transmit Shift Direction. The TSHFD bit causes the transmit shift registers to shift data out MSB first when TSHFD equals zero or LSB first when TSHFD equals one (see Figure 19-12 and Figure 19-13.).
5 TE5	TCR ESAI Transmit 5 Enable. TE5 enables the transfer of data from TX5 to the transmit shift register #5. When TE5 is set and a frame sync is detected, the transmit #5 portion of the ESAI is enabled for that frame. When TE5 is cleared, the transmitter #5 is disabled after completing transmission of data currently in the ESAI transmit shift register. Data can be written to TX5 when TE5 is cleared but the data is not transferred to the transmit shift register #5. The SDO5/SDI0 pin is the data input pin for RX0 if TE5 is cleared and RE0 in the RCR register is set. If both RE0 and TE5 are cleared, the transmitter and receiver are disabled, and the pin is tristated. Both RE0 and TE5 should not be set at the same time. The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one. In the network mode, the operation of clearing TE5 and setting it again disables the transmitter #5 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO5/SDI0 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE5 can be left enabled.
4 TE4	TCR ESAI Transmit 4 Enable. TE4 enables the transfer of data from TX4 to the transmit shift register #4. When TE4 is set and a frame sync is detected, the transmit #4 portion of the ESAI is enabled for that frame. When TE4 is cleared, the transmitter #4 is disabled after completing transmission of data currently in the ESAI transmit shift register. Data can be written to TX4 when TE4 is cleared but the data is not transferred to the transmit shift register #4. The SDO4/SDI1 pin is the data input pin for RX1 if TE4 is cleared and RE1 in the RCR register is set. If both RE1 and TE4 are cleared, the transmitter and receiver are disabled, and the pin is tristated. Both RE1 and TE4 should not be set at the same time. The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one. In the network mode, the operation of clearing TE4 and setting it again disables the transmitter #4 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO4/SDI1 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE4 can be left enabled.

Table 19-19. ESAI Transmit Control Register Field Descriptions (Continued)

Field	Description
3 TE3	TCR ESAI Transmit 3 Enable. TE3 enables the transfer of data from TX3 to the transmit shift register #3. When TE3 is set and a frame sync is detected, the transmit #3 portion of the ESAI is enabled for that frame. When TE3 is cleared, the transmitter #3 is disabled after completing transmission of data currently in the ESAI transmit shift register. Data can be written to TX3 when TE3 is cleared but the data is not transferred to the transmit shift register #3. The SDO3/SDI2 pin is the data input pin for RX2 if TE3 is cleared and RE2 in the RCR register is set. If both RE2 and TE3 are cleared, the transmitter and receiver are disabled, and the pin is tristated. Both RE2 and TE3 should not be set at the same time. The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one. In the network mode, the operation of clearing TE3 and setting it again disables the transmitter #3 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO3/SDI2 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE3 can be left enabled.
2 TE2	TCR ESAI Transmit 2 Enable. TE2 enables the transfer of data from TX2 to the transmit shift register #2. When TE2 is set and a frame sync is detected, the transmit #2 portion of the ESAI is enabled for that frame. When TE2 is cleared, the transmitter #2 is disabled after completing transmission of data currently in the ESAI transmit shift register. Data can be written to TX2 when TE2 is cleared but the data is not transferred to the transmit shift register #2. The SDO2/SDI3 pin is the data input pin for RX3 if TE2 is cleared and RE3 in the RCR register is set. If both RE3 and TE2 are cleared, the transmitter and receiver are disabled, and the pin is tristated. Both RE3 and TE2 should not be set at the same time. The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one. In the network mode, the operation of clearing TE2 and setting it again disables the transmitter #2 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO2/SDI3 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE2 can be left enabled.
1 TE1	TCR ESAI Transmit 1 Enable. TE1 enables the transfer of data from TX1 to the transmit shift register #1. When TE1 is set and a frame sync is detected, the transmit #1 portion of the ESAI is enabled for that frame. When TE1 is cleared, the transmitter #1 is disabled after completing transmission of data currently in the ESAI transmit shift register. The SDO1 output is tristated, and any data present in TX1 is not transmitted, that is, data can be written to TX1 with TE1 cleared, but data is not transferred to the transmit shift register #1. The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one. In the network mode, the operation of clearing TE1 and setting it again disables the transmitter #1 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO1 pin remains in the high-impedance state. The on-demand mode transmit enable sequence can be the same as the normal mode, or TE1 can be left enabled.
0 TE0	TCR ESAI Transmit 0 Enable. TE0 enables the transfer of data from TX0 to the transmit shift register #0. When TE0 is set and a frame sync is detected, the transmit #0 portion of the ESAI is enabled for that frame. When TE0 is cleared, the transmitter #0 is disabled after completing transmission of data currently in the ESAI transmit shift register. The SDO0 output is tristated, and any data present in TX0 is not transmitted, that is, data can be written to TX0 with TE0 cleared, but data is not transferred to the transmit shift register #0. The normal mode transmit enable sequence is to write data to one or more transmit data registers before setting TEx. The normal transmit disable sequence is to clear TEx, TIE and TEIE after TDE equals one. In the network mode, the operation of clearing TE0 and setting it again disables the transmitter #0 after completing transmission of the current data word until the beginning of the next frame. During that time period, the SDO0 pin remains in the high-impedance state.The on-demand mode transmit enable sequence can be the same as the normal mode, or TE0 can be left enabled.

Table 19-20. Transmit Network Mode Selection

TMOD1	TMOD0	TDC4–TDC0	Transmitter Network Mode
0	0	0x0–0x1F	Normal Mode
0	1	0x0	On-Demand Mode
0	1	0x1–0x1F	Network Mode
1	0	X	Reserved
1	1	0x0C	AC97



Figure 19-20. Normal and Network Operation

Table 19-21. ESAI Transmit Slot and Word Length Selection

TSWS4	TSWS3	TSWS2	TSWS1	TSWS0	SLOT LENGTH	WORD LENGTH
0	0	0	0	0	8	8
0	0	1	0	0	12	8
0	0	0	0	1		12
0	1	0	0	0	16	8
0	0	1	0	1		12
0	0	0	1	0		16
0	1	1	0	0	20	8
0	1	0	0	1		12
0	0	1	1	0		16
0	0	0	1	1		20
1	0	0	0	0	24	8
0	1	1	0	1		12
0	1	0	1	0		16
0	0	1	1	1		20
1	1	1	1	0		24
1	1	0	0	0	32	8
1	0	1	0	1		12
1	0	0	1	0		16
0	1	1	1	1		20
1	1	1	1	1		24
0	1	0	1	1	Reserved	
0	1	1	1	0		
1	0	0	0	1		
1	0	0	1	1		
1	0	1	0	0		
1	0	1	1	0		
1	0	1	1	1		
1	1	0	0	1		
1	1	0	1	0		
1	1	0	1	1		
1	1	1	0	0		
1	1	1	0	1		



Figure 19-21. Frame Length Selection

19.3.3.17 ESAI Transmitter Clock Control Register (TCCR)

The read/write Transmitter Clock Control Register (TCCR) controls the ESAI transmitter clock generator bit and frame sync rates, the bit clock and high frequency clock sources and the directions of the HCKT, FST and SCKT signals. In the synchronous mode (SYN=1), the bit clock defined for the transmitter determines the receiver bit clock as well. TCCR also controls the number of words per frame for the serial data. Hardware and software reset clear all the bits of the TCCR register. Figure 19-22 shows the register. (Care should be taken in asynchronous mode whenever the frame sync clock (FSR, FST) is not sourced directly from its associated bit clock (SCKR,SCKT). Proper phase relationships must be maintained between these clocks in order to guarantee proper operation of the ESAI)

Offset 0x00D8 (TCCR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	THCKD	TFSD	TCKD	THCKP	TFSP	TCKP	TFP[3:2]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TFP[1:0]		TDC[4:0]					TPSR	TPM[7:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-22. ESAI Transmitter Clock Control Register

Table 19-22. ESAI Transmitter Clock Control Register Field Descriptions

Field	Description
31-24	Reserved.
23 THCKD	TCCR Transmit High Frequency Clock Direction. THCKD controls the direction of the HCKT pin. When THCKD is cleared, HCKT is an input; when THCKD is set, HCKT is an output (see Table 19-2.).
22 TFSD	TCCR Transmit Frame Sync Signal Direction. TFSD controls the direction of the FST pin. When TFSD is cleared, FST is an input; when TFSD is set, FST is an output (see Table 19-2.).
21 TCKD	TCCR Transmit Clock Source Direction. The Transmitter Clock Source Direction (TCKD) bit selects the source of the clock signal used to clock the transmit shift registers in the asynchronous mode (SYN=0) and the transmit shift registers and the receive shift registers in the synchronous mode (SYN=1). When TCKD is set, the internal clock source becomes the bit clock for the transmit shift registers and word length divider and is the output on the SCKT pin. When TCKD is cleared, the clock source is external; the internal clock generator is disconnected from the SCKT pin, and an external clock source may drive this pin (see Table 19-2.).
20 THCKP	TCCR Transmit High Frequency Clock Polarity. The Transmitter High Frequency Clock Polarity (THCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If THCKP is cleared the data and the frame sync are clocked out on the rising edge of the transmit high frequency bit clock and latched in on the falling edge of the transmit bit clock. If THCKP is set the falling edge of the transmit clock is used to clock the data out and frame sync and the rising edge of the transmit clock is used to latch the data and frame sync in.

Table 19-22. ESAI Transmitter Clock Control Register Field Descriptions (Continued)

Field	Description
19 TFSP	TCCR Transmit Frame Sync Polarity. The Transmitter Frame Sync Polarity (TFSP) bit determines the polarity of the transmit frame sync signal. When TFSP is cleared, the frame sync signal polarity is positive, that is, the frame start is indicated by a high level on the frame sync pin. When TFSP is set, the frame sync signal polarity is negative, that is, the frame start is indicated by a low level on the frame sync pin.
18 TCKP	TCCR Transmit Clock Polarity. The Transmitter Clock Polarity (TCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If TCKP is cleared the data and the frame sync are clocked out on the rising edge of the transmit bit clock and latched in on the falling edge of the transmit bit clock. If TCKP is set the falling edge of the transmit clock is used to clock the data out and frame sync and the rising edge of the transmit clock is used to latch the data and frame sync in.
17-14 TFP [3:0]	TCCR Tx High Frequency Clock Divider. The TFP3–TFP0 bits control the divide ratio of the transmitter high frequency clock to the transmitter serial bit clock when the source of the high frequency clock and the bit clock is the internal ARM-core clock. When the HCKT input is being driven from an external high frequency clock, the TFP3-TFP0 bits specify an additional division ratio in the clock divider chain. Table 19-23 shows the specification for the divide ratio. Figure 19-23 shows the ESAI high frequency clock generator functional diagram.
13-9 TDC [4:0]	TCCR Tx Frame Rate Divider Control. The TDC4–TDC0 bits control the divide ratio for the programmable frame rate dividers used to generate the transmitter frame clocks. In network mode, this ratio may be interpreted as the number of words per frame minus one. The divide ratio may range from 2 to 32 (TDC[4:0]=00001 to 11111) for network mode. A divide ratio of one (TDC[4:0]=00000) in network mode is a special case (on-demand mode). In normal mode, this ratio determines the word transfer rate. The divide ratio may range from 1 to 32 (TDC[4:0]=00000 to 11111) for normal mode. In normal mode, a divide ratio of 1 (TDC[4:0]=00000) provides continuous periodic data word transfers. A bit-length frame sync (TFSL=1) must be used in this case. The ESAI frame sync generator functional diagram is shown in Figure 19-24.
8 TPSR	TCCR Transmit Prescaler Range. The TPSR bit controls a fixed divide-by-eight prescaler in series with the variable prescaler. This bit is used to extend the range of the prescaler for those cases where a slower bit clock is desired. When TPSR is set, the fixed prescaler is bypassed. When TPSR is cleared, the fixed divide-by-eight prescaler is operational (see Figure 19-23). The maximum internally generated bit clock frequency is Fsys/4; the minimum internally generated bit clock frequency is Fsys/(2 x 8 x 256)=Fsys/4096. (Do not use the combination TPSR=1, TPM7–TPM0=0x00, and TFP3–TFP0=0x0 which causes synchronization problems when using the internal ARM-core clock as source (TCKD=1 or THCKD=1))
7-0 TPM [7:0]	TCCR Transmit Prescale Modulus Select. The TPM7–TPM0 bits specify the divide ratio of the prescale divider in the ESAI transmitter clock generator. A divide ratio from 1 to 256 (TPM[7:0]=0x00 to 0xFF) may be selected. The bit clock output is available at the transmit serial bit clock (SCKT) pin. The bit clock output is also available internally for use as the bit clock to shift the transmit and receive shift registers. The ESAI transmit clock generator functional diagram is shown in Figure 19-23.



Notes:
1. ETI, ETO, ERI and ERO bit descriptions are covered in Table 19-8."
2. Fsys is the ESAI system 133 MHz clock.
3. EXTAL is the on-chip clock sources other than ESAI system 133MHz clock. In i.MX35 it is connected to the EXTAL_AUDIO clock.

Figure 19-23. ESAI Clock Generator Functional Block Diagram



Figure 19-24. ESAI Frame Sync Generator Functional Block Diagram

Table 19-23. Transmitter High Frequency Clock Divider

TFP3-TFP0	Divide Ratio
0x0	1
0x1	2
0x2	3
0x3	4
...	...
0xF	16

19.3.3.18 ESAI Receive Control Register (RCR)

The read/write Receive Control Register (RCR) controls the ESAI receiver section. Interrupt enable bits for the receivers are provided in this control register. The receivers are enabled in this register (0,1,2 or 3 receivers can be enabled) if the input data pin is not used by a transmitter. Operating modes are also selected in this register.

Offset 0x00DC (RCR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	RLIE	RIE	RDEIE	REIE	RPR	0	0	RFSR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RFP[1:0]		RDC[4:0]					RPSR	RPM[7:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-25. ESAI Receive Control Register

Table 19-24. ESAI Receive Control Register Field Descriptions

Field	Description
31-24	Reserved.
23 RLIE	RCR Receive Last Slot Interrupt Enable. RLIE enables an interrupt after the last slot of a frame ended in network mode only. When RLIE is set the Core is interrupted after the last slot in a frame ended regardless of the receive mask register setting. When RLIE is cleared the receive last slot interrupt is disabled. Hardware and software reset clear RLIE. RLIE is disabled when RDC[4:0]=00000 (on-demand mode). The use of the receive last slot interrupt is described in Section 19.4.2, “ESAI Interrupt Requests”
22 RIE	RCR Receive Interrupt Enable. The Core is interrupted when RIE and the RDF flag in the SAISR status register are set. When RIE is cleared, this interrupt is disabled. Reading the receive data registers of the enabled receivers clears RDF, thus clearing the interrupt. Receive interrupts with exception have higher priority than normal receive data interrupts, therefore if exception occurs (ROE is set) and REIE is set, the ESAI requests an ESAI receive data with exception interrupt from the interrupt controller.
21 REDIE	RCR Receive Even Slot Data Interrupt Enable. The REDIE control bit is used to enable the receive even slot data interrupts. If REDIE is set, the receive even slot data interrupts are enabled. If REDIE is cleared, the receive even slot data interrupts are disabled. A receive even slot data interrupt request is generated if REDIE is set and the REDF status flag in the SAISR status register is set. Even time slots are all even-numbered time slots (0, 2, 4, etc.) when operating in network mode. The zero time slot is marked by the frame sync signal and is considered to be even. Reading all the data registers of the enabled receivers clears the REDF flag, thus servicing the interrupt. Receive interrupts with exception have higher priority than receive even slot data interrupts, therefore if exception occurs (ROE is set) and REIE is set, the ESAI requests an ESAI receive data with exception interrupt from the interrupt controller.
20 REIE	RCR Receive Exception Interrupt Enable. When REIE is set, the Core is interrupted when both RDF and ROE in the SAISR status register are set. When REIE is cleared, this interrupt is disabled. Reading the SAISR status register followed by reading the enabled receivers data registers clears ROE, thus clearing the pending interrupt.
19 RPR	RCR Receiver Section Personal Reset. The RPR control bit is used to put the receiver section of the ESAI in the personal reset state. The transmitter section is not affected. When RPR is cleared, the receiver section may operate normally. When RPR is set, the receiver section enters the personal reset state immediately. When in the personal reset state, the status bits are reset to the same state as after hardware reset.The control bits are not affected by the personal reset state.The receiver data pins are disconnected while in the personal reset state. Note that to leave the personal reset state by clearing RPR, the procedure described in Section 19.5.2, “ESAI Initialization Examples” should be followed.

Table 19-24. ESAI Receive Control Register Field Descriptions (Continued)

Field	Description
18-17	Reserved.
16 RFSR	RCR Receiver Frame Sync Relative Timing. RFSR determines the relative timing of the receive frame sync signal as referred to the serial data lines, for a word length frame sync only. When RFSR is cleared the word length frame sync occurs together with the first bit of the data word of the first slot. When RFSR is set the word length frame sync starts one serial clock cycle earlier, that is, together with the last bit of the previous data word.
15 RFSL	RCR Receiver Frame Sync Length. The RFSL bit selects the length of the receive frame sync to be generated or recognized. If RFSL is cleared, a word-length frame sync is selected. If RFSL is set, a 1-bit clock period frame sync is selected. See Figure 19-21 for examples of frame length selection.
14-10 RSWS [4:0]	RCR Receiver Slot and Word Select. The RSWS4–RSWS0 bits are used to select the length of the slot and the length of the data words being received via the ESAI. The word length must be equal to or shorter than the slot length. The possible combinations are shown in Table 19-26. See also the ESAI data path programming model in Figure 19-12 and Figure 19-13.
9-8 RMOD [1:0]	RCR Receiver Network Mode Control. The RMOD1 and RMOD0 bits are used to define the network mode of the ESAI receivers, as shown in Table 19-25. In the normal mode, the frame rate divider determines the word transfer rate – one word is transferred per frame sync during the frame sync time slot, as shown in Figure 19-20. In network mode, it is possible to transfer a word for every time slot, as shown in Figure 19-20. For more details, see Section 19.1.2, “Modes of Operation.” In order to be compatible with AC–97 specifications, RSWS4–RSWS0 should be set to 00011 (20-bit slot, 20-bit word); RFSL and RFSR should be cleared, and RDC4–RDC0 should be set to 0x0C (13 words in frame).
7 RWA	RCR Receiver Word Alignment Control. The Receiver Word Alignment Control (RWA) bit defines the alignment of the data word in relation to the slot. This is relevant for the cases where the word length is shorter than the slot length. If RWA is cleared, the data word is assumed to be left-aligned in the slot frame. If RWA is set, the data word is assumed to be right-aligned in the slot frame. If the data word is shorter than the slot length, the data bits which are not in the data word field are ignored. For data word lengths of less than 24 bits, the data word is right-extended with zeroes before being stored in the receive data registers.
6 RSHFD	RCR Receiver Shift Direction. The RSHFD bit causes the receiver shift registers to shift data in MSB first when RSHFD is cleared or LSB first when RSHFD is set (see Figure 19-12 and Figure 19-13).
5-4	Reserved.
3 RE3	RCR ESAI Receiver 3 Enable. When RE3 is set and TE2 is cleared, the ESAI receiver 3 is enabled and samples data at the SDO2/SDI3 pin. TX2 and RX3 should not be enabled at the same time (RE3=1 and TE2=1). When RE3 is cleared, receiver 3 is disabled by inhibiting data transfer into RX3. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX3 data register. If RE3 is set while some of the other receivers are already in operation, the first data word received in RX3 will be invalid and must be discarded.
2 RE2	RCR ESAI Receiver 2 Enable. When RE2 is set and TE3 is cleared, the ESAI receiver 2 is enabled and samples data at the SDO3/SDI2 pin. TX3 and RX2 should not be enabled at the same time (RE2=1 and TE3=1). When RE2 is cleared, receiver 2 is disabled by inhibiting data transfer into RX2. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX2 data register. If RE2 is set while some of the other receivers are already in operation, the first data word received in RX2 will be invalid and must be discarded.

Table 19-24. ESAI Receive Control Register Field Descriptions (Continued)

Field	Description
1 RE1	RCR ESAI Receiver 1 Enable. When RE1 is set and TE4 is cleared, the ESAI receiver 1 is enabled and samples data at the SDO4/SDI1 pin. TX4 and RX1 should not be enabled at the same time (RE1=1 and TE4=1). When RE1 is cleared, receiver 1 is disabled by inhibiting data transfer into RX1. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX1 data register. If RE1 is set while some of the other receivers are already in operation, the first data word received in RX1 will be invalid and must be discarded.
0 RE0	RCR ESAI Receiver 0 Enable. When RE0 is set and TE5 is cleared, the ESAI receiver 0 is enabled and samples data at the SDO5/SDI0 pin. TX5 and RX0 should not be enabled at the same time (RE0=1 and TE5=1). When RE0 is cleared, receiver 0 is disabled by inhibiting data transfer into RX0. If this bit is cleared while receiving a data word, the remainder of the word is shifted in and transferred to the RX0 data register. If RE0 is set while some of the other receivers are already in operation, the first data word received in RX0 will be invalid and must be discarded.

Table 19-25. ESAI Receive Network Mode Selection

RMOD1	RMOD0	RDC4–RDC0	Receiver Network Mode
0	0	0x0–0x1F	Normal Mode
0	1	0x0	On-Demand Mode
0	1	0x1–0x1F	Network Mode
1	0	X	Reserved
1	1	0x0C	AC97

Table 19-26. ESAI Receive Slot and Word Length Selection

RSWS4	RSWS3	RSWS2	RSWS1	RSWS0	Slot Length	Word Length
0	0	0	0	0	8	8
0	0	1	0	0	12	8
0	0	0	0	1		12
0	1	0	0	0	16	8
0	0	1	0	1		12
0	0	0	1	0		16
0	1	1	0	0	20	8
0	1	0	0	1		12
0	0	1	1	0		16
0	0	0	1	1		20

Table 19-26. ESAI Receive Slot and Word Length Selection (Continued)

RSWS4	RSWS3	RSWS2	RSWS1	RSWS0	Slot Length	Word Length
1	0	0	0	0	24	8
0	1	1	0	1		12
0	1	0	1	0		16
0	0	1	1	1		20
1	1	1	1	0		24
1	1	0	0	0	32	8
1	0	1	0	1		12
1	0	0	1	0		16
0	1	1	1	1		20
1	1	1	1	1		24
0	1	0	1	1	Reserved	
0	1	1	1	0		
1	0	0	0	1		
1	0	0	1	1		
1	0	1	0	0		
1	0	1	1	0		
1	0	1	1	1		
1	1	0	0	1		
1	1	0	1	0		
1	1	0	1	1		
1	1	1	0	0		
1	1	1	0	1		

19.3.3.19 ESAI Receiver Clock Control Register (RCCR)

The read/write Receiver Clock Control Register (RCCR) controls the ESAI receiver clock generator bit and frame sync rates, word length, and number of words per frame for the serial data. The RCCR control bits are described in the following paragraphs.

Offset 0x00E0 (RCCR) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	RHCKD	RFSD	RCKD	RHCKP	RFSP	RCKP	RFP[3:2]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	9	8	7	0
R	RFP[1:0]		RDC[4:0]		RPSR	RPM[7:0]	
W							
Reset	0	0	0	0	0	0	0

Figure 19-26. ESAI Receiver Clock Control Register

Table 19-27. ESAI Receiver Clock Control Register Field Descriptions

Field	Description
31-24	Reserved.
23 RHCKD	RCCR Receiver High Frequency Clock Direction. The Receiver High Frequency Clock Direction (RHCKD) bit selects the source of the receiver high frequency clock when in the asynchronous mode (SYN=0) and the IF2/OF2 flag direction in the synchronous mode (SYN=1). In the asynchronous mode, when RHCKD is set, the internal clock generator becomes the source of the receiver high frequency clock and is the output on the HCKR pin. In the asynchronous mode, when RHCKD is cleared, the receiver high frequency clock source is external; the internal clock generator is disconnected from the HCKR pin, and an external clock source may drive this pin. When RHCKD is cleared, HCKR is an input; when RHCKD is set, HCKR is an output. In the synchronous mode when RHCKD is set, the HCKR pin becomes the OF2 output flag. If RHCKD is cleared, the HCKR pin becomes the IF2 input flag. See Table 19-1 and Table 19-31.
22 RFSD	RCCR Receiver Frame Sync Signal Direction. The Receiver Frame Sync Signal Direction (RFSD) bit selects the source of the receiver frame sync signal when in the asynchronous mode (SYN=0) and the IF1/OF1/Transmitter Buffer Enable flag direction in the synchronous mode (SYN=1). In the asynchronous mode, when RFSD is set, the internal clock generator becomes the source of the receiver frame sync and is the output on the FSR pin. In the asynchronous mode, when RFSD is cleared, the receiver frame sync source is external; the internal clock generator is disconnected from the FSR pin, and an external clock source may drive this pin. In the synchronous mode when RFSD is set, the FSR pin becomes the OF1 output flag or the Transmitter Buffer Enable, according to the TEBE control bit. If RFSD is cleared, the FSR pin becomes the IF1 input flag. See Table 19-1 and Table 19-30.
21 RCKD	RCCR Receiver Clock Source Direction. The Receiver Clock Source Direction (RCKD) bit selects the source of the clock signal used to clock the receive shift register in the asynchronous mode (SYN=0) and the IF0/OF0 flag direction in the synchronous mode (SYN=1). In the asynchronous mode, when RCKD is set, the internal clock source becomes the bit clock for the receive shift registers and word length divider and is the output on the SCKR pin. In the asynchronous mode when RCKD is cleared, the clock source is external; the internal clock generator is disconnected from the SCKR pin, and an external clock source may drive this pin. In the synchronous mode when RCKD is set, the SCKR pin becomes the OF0 output flag. If RCKD is cleared, the SCKR pin becomes the IF0 input flag. See Table 19-1 and Table 19-29.

Table 19-27. ESAI Receiver Clock Control Register Field Descriptions (Continued)

Field	Description
20 RHCKP	RCCR Receiver High Frequency Clock Polarity. The Receiver High Frequency Clock Polarity (RHCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If RHCKP is cleared the data and the frame sync are clocked out on the rising edge of the receive high frequency bit clock and the frame sync is latched in on the falling edge of the receive bit clock. If RHCKP is set the falling edge of the receive clock is used to clock the data and frame sync out and the rising edge of the receive clock is used to latch the frame sync in.
19 RFSP	RCCR Receiver Frame Sync Polarity. The Receiver Frame Sync Polarity (RFSP) determines the polarity of the receive frame sync signal. When RFSP is cleared the frame sync signal polarity is positive, that is, the frame start is indicated by a high level on the frame sync pin. When RFSP is set the frame sync signal polarity is negative, that is, the frame start is indicated by a low level on the frame sync pin.
18 RCKP	The Receiver Clock Polarity (RCKP) bit controls on which bit clock edge data and frame sync are clocked out and latched in. If RCKP is cleared the data and the frame sync are clocked out on the rising edge of the receive bit clock and the frame sync is latched in on the falling edge of the receive bit clock. If RCKP is set the falling edge of the receive clock is used to clock the data and frame sync out and the rising edge of the receive clock is used to latch the frame sync in.
17-14 RFP 34:0]	RCCR Rx High Frequency Clock Divider. The RFP3–RFP0 bits control the divide ratio of the receiver high frequency clock to the receiver serial bit clock when the source of the receiver high frequency clock and the bit clock is the internal Core clock. When the HCKR input is being driven from an external high frequency clock, the RFP3–RFP0 bits specify an additional division ration in the clock divider chain. Table 19-28 provides the specification of the divide ratio. Figure 19-23 shows the ESAI high frequency generator functional diagram.
13-9 RDC [4:0]	RCCR Rx Frame Rate Divider Control. The RDC4–RDC0 bits control the divide ratio for the programmable frame rate dividers used to generate the receiver frame clocks. In network mode, this ratio may be interpreted as the number of words per frame minus one. The divide ratio may range from 2 to 32 (RDC[4:0]=00001 to 11111) for network mode. A divide ratio of one (RDC[4:0]=00000) in network mode is a special case (on-demand mode). In normal mode, this ratio determines the word transfer rate. The divide ratio may range from 1 to 32 (RDC[4:0]=00000 to 11111) for normal mode. In normal mode, a divide ratio of one (RDC[4:0]=00000) provides continuous periodic data word transfers. A bit-length frame sync (RFSL=1) must be used in this case. The ESAI frame sync generator functional diagram is shown in Figure 19-24.
8 RPSP	RCCR Receiver Prescaler Range. The RPSR controls a fixed divide-by-eight prescaler in series with the variable prescaler. This bit is used to extend the range of the prescaler for those cases where a slower bit clock is desired. When RPSR is set, the fixed prescaler is bypassed. When RPSR is cleared, the fixed divide-by-eight prescaler is operational (see Figure 19-23). The maximum internally generated bit clock frequency is Fsys/4, the minimum internally generated bit clock frequency is Fsys/(2 x 8 x 256)=Fsys/4096. (Do not use the combination RPSR=1 and RPM7-RPM0=0x00, which causes synchronization problems when using the internal Core clock as source (RHCKD=1 or RCKD=1))
7-0 RPM [7:0]	RCCR Receiver Prescale Modulus Select. The RPM7–RPM0 bits specify the divide ratio of the prescale divider in the ESAI receiver clock generator. A divide ratio from 1 to 256 (RPM[7:0]=0x00 to 0xFF) may be selected. The bit clock output is available at the receiver serial bit clock (SCKR) pin. The bit clock output is also available internally for use as the bit clock to shift the receive shift registers. The ESAI receive clock generator functional diagram is shown in Figure 19-23.

Table 19-28. Receiver High Frequency Clock Divider

RFP3–RFP0	Divide Ratio
0x0	1
0x1	2
0x2	3
0x3	4
...	...
0xF	16

Table 19-29. SCKR Pin Definition Table

Control Bits		SCKR PIN
SYN	RCKD	
0	0	SCKR input
0	1	SCKR output
1	0	IF0
1	1	OF0

Table 19-30. FSR Pin Definition Table

Control Bits			FSR Pin
SYN	TEBE	RFSD	
0	X	0	FSR input
0	X	1	FSR output
1	0	0	IF1
1	0	1	OF1
1	1	0	reserved
1	1	1	Transmitter Buffer Enable

Table 19-31. HCKR Pin Definition Table

Control Bits		HCKR PIN
SYN	RHCKD	
0	0	HCKR input
0	1	HCKR output
1	0	IF2
1	1	OF2

19.3.3.20 ESAI Transmit Slot Mask Register A (TSMA)

The Transmit Slot Mask Register A together with Transmit Slot Mask Register B (TSMA and TSMB) are two read/write registers used by the transmitters in network mode to determine for each slot whether to transmit a data word and generate a transmitter empty condition (TDE=1), or to tristate the transmitter data pins. TSMA and TSMB should each be considered as containing half a 32-bit register TSM. Bit number N in TSM (TS**) is the enable/disable control bit for transmission in slot number N.

Offset 0x00E4 (TSMA) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TS[15:0]															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 19-27. ESAI Transmit Slot Mask Register A

Table 19-32. ESAI Transmit Slot Mask Register A Field Descriptions

Field	Description
31–16	Reserved
15-0 TS [15:0]	When bit number N in TSMA is cleared, all the transmit data pins of the enabled transmitters are tristated during transmit time slot number N. The data is still transferred from the transmit data registers to the transmit shift registers but neither the TDE nor the TUE flags are set. This means that during a disabled slot, no transmitter empty interrupt is generated. The Core is interrupted only for enabled slots. Data that is written to the transmit data registers when servicing this request is transmitted in the next enabled transmit time slot. When bit number N in TSMA register is set, the transmit sequence is as usual: data is transferred from the TX registers to the shift registers and transmitted during slot number N, and the TDE flag is set. Using the slot mask in TSMA does not conflict with using TSR. Even if a slot is enabled in TSMA, the user may chose to write to TSR instead of writing to the transmit data registers TXx. This causes all the transmit data pins of the enabled transmitters to be tristated during the next slot. Data written to the TSMA affects the next frame transmission. The frame being transmitted is not affected by this data and would comply to the last TSMA setting. Data read from TSMA returns the last written data. After hardware or software reset, the TSMA register is preset to 0x0000FFFF, which means that all 16 possible slots are enabled for data transmission. When operating in normal mode, bit 0 of the TSMA register must be set, otherwise no output is generated.

19.3.3.21 ESAI Transmit Slot Mask Register B (TSMB)

The Transmit Slot Mask Register B together with Transmit Slot Mask Register A (TSMA and TSMB) are two read/write registers used by the transmitters in network mode to determine for each slot whether to transmit a data word and generate a transmitter empty condition (TDE=1), or to tristate the transmitter data pins. TSMA and TSMB should each be considered as containing half a 32-bit register TSM. Bit number N in TSM (TS**) is the enable/disable control bit for transmission in slot number N.

Offset 0x00E8 (TSMB) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TS[31:16]															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 19-28. ESAI Transmit Slot Mask Register B

Table 19-33. ESAI Transmit Slot Mask Register B Field Descriptions

Field	Description
31–16	Reserved
15-0 TS [31:16]	When bit number N in TSMB is cleared, all the transmit data pins of the enabled transmitters are tristated during transmit time slot number N. The data is still transferred from the transmit data registers to the transmit shift registers but neither the TDE nor the TUE flags are set. This means that during a disabled slot, no transmitter empty interrupt is generated. The Core is interrupted only for enabled slots. Data that is written to the transmit data registers when servicing this request is transmitted in the next enabled transmit time slot. When bit number N in TSMB register is set, the transmit sequence is as usual: data is transferred from the TX registers to the shift registers and transmitted during slot number N, and the TDE flag is set. Using the slot mask in TSMB does not conflict with using TSR. Even if a slot is enabled in TSMB, the user may chose to write to TSR instead of writing to the transmit data registers TXx. This causes all the transmit data pins of the enabled transmitters to be tristated during the next slot. Data written to the TSMB affects the next frame transmission. The frame being transmitted is not affected by this data and would comply to the last TSMB setting. Data read from TSMB returns the last written data. After hardware or software reset, the TSMB register is preset to 0x0000FFFF, which means that all 16 possible slots are enabled for data transmission.

19.3.3.22 ESAI Receive Slot Mask Register A (RSMA)

The Receive Slot Mask Register A together with Receive Slot Mask Register B (RSMA and RSMB) are two read/write registers used by the receiver in network mode to determine for each slot whether to receive a data word and generate a receiver full condition (RDF=1), or to ignore the received data. RSMA and RSMB should be considered as each containing half of a 32-bit register RSM. See Bit number N in RSM (RS**) is an enable/disable control bit for receiving data in slot number N.

Offset 0x00EC (RSMA) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RS[15:0]															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 19-29. ESAI Receive Slot Mask Register A

Table 19-34. ESAI Receive Slot Mask Register A Field Descriptions

Field	Description
31–16	Reserved
15-0 RS [15:0]	When bit number N in the RSMA register is cleared, the data from the enabled receivers input pins are shifted into their receive shift registers during slot number N. The data is not transferred from the receive shift registers to the receive data registers, and neither the RDF nor the ROE flag is set. This means that during a disabled slot, no receiver full interrupt is generated. The Core is interrupted only for enabled slots. When bit number N in the RSMA is set, the receive sequence is as usual: data which is shifted into the enabled receivers shift registers is transferred to the receive data registers and the RDF flag is set. Data written to the RSMA affects the next received frame. The frame being received is not affected by this data and would comply to the last RSMA setting. Data read from RSMA returns the last written data. After hardware or software reset, the RSMA register is preset to 0x0000FFFF, which means that all 16 possible slots are enabled for data reception. When operating in normal mode, bit 0 of the RSMA register must be set to one, otherwise no input is received.

19.3.3.23 ESAI Receive Slot Mask Register B (RSMB)

The Receive Slot Mask Register B together with Receive Slot Mask Register A (RSMA and RSMB) are two read/write registers used by the receiver in network mode to determine for each slot whether to receive a data word and generate a receiver full condition (RDF=1), or to ignore the received data. RSMA and RSMB should be considered as each containing half of a 32-bit register RSM. See Bit number N in RSM (RS**) is an enable/disable control bit for receiving data in slot number N.

Offset 0x00F0 (RSMB) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RS[31:16]															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 19-30. ESAI Receive Slot Mask Register B

Table 19-35. ESAI Receive Slot Mask Register B Field Descriptions

Field	Description
31–16	Reserved
15-0 RS [31:16]	When bit number N in the RSMB register is cleared, the data from the enabled receivers input pins are shifted into their receive shift registers during slot number N. The data is not transferred from the receive shift registers to the receive data registers, and neither the RDF nor the ROE flag is set. This means that during a disabled slot, no receiver full interrupt is generated. The Core is interrupted only for enabled slots. When bit number N in the RSMB is set, the receive sequence is as usual: data which is shifted into the enabled receivers shift registers is transferred to the receive data registers and the RDF flag is set. Data written to the RSMB affects the next received frame. The frame being received is not affected by this data and would comply to the last RSMB setting. Data read from RSMB returns the last written data. After hardware or software reset, the RSMB register is preset to 0x0000FFFF, which means that all 16 possible slots are enabled for data reception.

19.3.3.24 ESAI Personal Reset Registers

There are two registers to control the ESAI personal reset status - Port C Direction Register (PRRC) and Port C Control Register (PCRC). Their register bits are described in the following paragraphs.

19.3.3.25 Port C Direction Register (PRRC)

The read/write 32-bit Port C Direction Register (PRRC) in conjunction with the Port C Control Register (PCRC) controls the functionality of the ESAI personal reset state. Table 19-38 provides the port pin configurations. Hardware and software reset clear all PRRC bits.

Offset 0x00F8 (PRRC) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	PDC[11:0]											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-31. Port C Direction Register

Table 19-36. Port C Direction Register Field Descriptions

Field	Description
31–12	Reserved
11-0 PDC [11:0]	See Table 19-38.

19.3.3.26 Port C Control Register (PCRC)

The read/write 32-bit Port C Control Register (PCRC) in conjunction with the Port C Direction Register (PRRC) controls the functionality of the ESAI personal reset state. Each of the PC(11:0) bits controls the functionality of the corresponding port pin. Table 19-38 provides the port pin configurations. Hardware and software reset clear all PCRC bits.

Offset 0x00FC (PCRC) Access: User read/write only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	PC[11:0]											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 19-32. Port C Control Register

Table 19-37. Port C Control Register Field Descriptions

Field	Description
31–12	Reserved
11-0 PC [11:0]	See Table 19-38.

Table 19-38. PCRC and PRRC Bits Functionality

PDC[i]	PC[i]	Port Pin[i] Function
0	0	Disconnected
1	1	ESAI

19.4 Functional Description

19.4.1 ESAI After Reset

Hardware or software reset clears the port control register bits and the port direction control register bits, which configure all ESAI I/O pins as disconnected and both ESAI FIFOs are also in reset state. The ESAI is in personal reset state while all ESAI pins are programmed as disconnected, and it is active only if at least one of the ESAI I/O pins is programmed as an ESAI pin.

19.4.2 ESAI Interrupt Requests

The ESAI can generate eight different interrupt requests (ordered from the highest to the lowest priority)**:**

1. **ESAI Receive Data with Exception Status**:
   Occurs when the receive exception interrupt is enabled (REIE=1 in the RCR register), at least one of the enabled receive data registers is full (RDF=1) and a receiver overrun error has occurred (ROE=1 in the SAISR register). ROE is cleared by first reading the SAISR and then reading all the enabled receive data registers.
2. **ESAI Receive Even Data**:
   Occurs when the receive even slot data interrupt is enabled (REDIE=1), at least one of the enabled receive data registers is full (RDF=1), the data is from an even slot (REDF=1) and no exception has occurred (ROE=0 or REIE=0).
   Reading all enabled receiver data registers clears RDF and REDF.
3. **ESAI Receive Data**:
   Occurs when the receive interrupt is enabled (RIE=1), at least one of the enabled receive data registers is full (RDF=1), no exception has occurred (ROE=0 or REIE=0) and no even slot interrupt has occurred (REDF=0 or REDIE=0).
   Reading all enabled receiver data registers clears RDF.
4. **ESAI Receive Last Slot Interrupt**:
   Occurs, if enabled (RLIE=1), after the last slot of the frame ended (in network mode only) regardless of the receive mask register setting. The receive last slot interrupt may be used for resetting the receive mask slot register, reconfiguring the DMA channels and reassigning data memory pointers. Using the receive last slot interrupt guarantees that the previous frame was serviced with the previous setting and the new frame is serviced with the new setting without synchronization problems. Note that the maximum receive last slot interrupt service time should not exceed N-1 ESAI bits service time (where N is the number of bits in a slot).
5. **ESAI Transmit Data with Exception Status**:
   Occurs when the transmit exception interrupt is enabled (TEIE=1), at least one transmit data register of the enabled transmitters is empty (TDE=1) and a transmitter underrun error has occurred (TUE=1). TUE is cleared by first reading the SAISR and then writing to all the enabled transmit data registers, or to the TSR register.
6. **ESAI Transmit Last Slot Interrupt**:
   Occurs, if enabled (TLIE=1), at the start of the last slot of the frame in network mode regardless of the transmit mask register setting. The transmit last slot interrupt may be used for resetting the transmit mask slot register, reconfiguring the DMA channels and reassigning data memory pointers. Using the transmit last slot interrupt guarantees that the previous frame was serviced with the previous setting and the new frame is serviced with the new setting without synchronization problems. Note that the maximum transmit last slot interrupt service time should not exceed N-1 ESAI bits service time (where N is the number of bits in a slot).
7. **ESAI Transmit Even Data**:
   Occurs when the transmit even slot data interrupt is enabled (TEDIE=1), at least one of the enabled transmit data registers is empty (TDE=1), the slot is an even slot (TEDE=1) and no exception has occurred (TUE=0 or TEIE=0).
   Writing to all the TX registers of the enabled transmitters or to TSR clears this interrupt request.

8. **ESAI Transmit Data**:
   Occurs when the transmit interrupt is enabled (TIE=1), at least one of the enabled transmit data registers is empty (TDE=1), no exception has occurred (TUE=0 or TEIE=0) and no even slot interrupt has occurred (TEDE=0 or TEDIE=0).
   Writing to all the TX registers of the enabled transmitters, or to the TSR clears this interrupt request.

19.4.3 ESAI DMA Requests from the FIFOs

The ESAI can generate two different DMA requests:

1. ESAI Transmit FIFO Empty
   Asserts when the number of empty slots in the ESAI transmit FIFO exceeds the threshold programmed in the ESAI Transmit FIFO Configuration Register (TFCR). Automatically negates when the number of empty slots is less than the threshold programmed in the ESAI Transmit FIFO Configuration Register.
2. ESAI Receive FIFO Full
   Asserts when the number of data words in the ESAI receive FIFO exceeds the threshold programmed in the ESAI Receive FIFO Configuration Register (RFCR). Automatically negates when the number of words is less than the threshold programmed in the ESAI Receive FIFO Configuration Register.

19.5 Initialization Information

19.5.1 ESAI Initialization

The correct way to initialize the ESAI is as follows:

1. Enable the ESAI logic clock by asserting bit 0 of ESAI Control Register (ECR[0]).
2. Hardware, software, ESAI individual reset. (Note that asserting bit 1 of ESAI Control Register only reset the ESAI core logic (including configuration registers) but not the ESAI FIFOs)
3. Reset ESAI FIFOs by asserting bit 1 of TFCR and RFCR.
4. Program ESAI control and time slot registers.(The transmit/receive enable bits of TCR/RCR should not be set)
5. Program ESAI FIFOs via TFCR and RFCR. (enable Transmit/Receive FIFO, enable transmitters/receivers, transmit initialization and set Transmit FIFO/Receive FIFO watermark)
6. Write initial words to ESAI Transmit Data Register (ETDR) (at least one word per enabled transmitter but as many as you want) if Transmit FIFO is used. If not, just write initial words to all the enabled transmitters.
7. Remove ESAI personal reset by configuring PCRC and PRRC.
8. Enabled Transmitters/Receivers in TCR/RCR.

During program execution, all ESAI pins may be defined disconnected, causing the ESAI to stop serial activity and enter the individual reset state. All status bits of the interface are set to their reset state; however, the control bits are not affected. This procedure allows the programmer to reset the ESAI

separately from the other internal peripherals. During individual reset, internal DMA accesses to the data registers of the ESAI are not valid and data read is undefined.

The programmer must use an individual ESAI reset when changing the ESAI control registers (except for TEIE, REIE, TLIE, RLIE, TIE, RIE, TE0-TE5, RE0-RE3) to ensure proper operation of the interface.

NOTE

If the ESAI receiver section is already operating with some of the receivers, enabling additional receivers on the fly, that is, without first putting the ESAI receiver in the personal reset state, by setting their REx control bits will result in erroneous data being received as the first data word for the newly enabled receivers.

19.5.2 ESAI Initialization Examples

19.5.2.1 Initializing the ESAI Using Personal Reset

1. Enable the ESAI logic clock by setting bit 0 of ESAI Control Register (ECR[0]).
2. The ESAI should be in its personal reset state (PCRC = 0x000 and PRRC = 0x000). In the personal reset state, both the transmitter and receiver sections of the ESAI are simultaneously reset. The TPR bit in the TCR register may be used to reset just the transmitter section. The RPR bit in the RCR register may be used to reset just the receiver section.
3. Configure the control registers (TCCR, TCR, RCCR, RCR) and ESAI FIFOs configuration Registers (TFCR, RFCR) according to the operating mode, but do not enable transmitters (TE5–TE0 = 0x0) or receivers (RE3–RE0 = 0x0). It is possible to set the interrupt enable bits which are in use during the operation (no interrupt occurs).
4. Enable the ESAI by setting the PCRC and PRRC register bits according to pins which are in use during operation.
5. Write initial words to ESAI Transmit Data Register (ETDR) (at least one word per enabled transmitter but as many as you want) if Transmit FIFO is used. If not, just write initial words to all the enabled transmitters which are in use during operation.
   This step is needed even if DMA is used to service the transmitters.
6. Enable the transmitters and receivers.
7. From now on ESAI can be serviced either by polling, interrupts, or DMA.

Operation proceeds as follows:

- For internally generated clock and frame sync, these signals are active immediately after ESAI is enabled (step 4 above).
- Data is received only when one of the receive enable (REx) bits is set and after the occurrence of frame sync signal (either internally or externally generated).
- Data is transmitted only when the transmitter enable (TEx) bit is set and after the occurrence of frame sync signal (either internally or externally generated). The transmitter outputs remain tristated after TEx bit is set until the frame sync occurs.

19.5.2.2 Initializing Just the ESAI Transmitter Section

1. It is assumed that the ESAI is operational; that is, at least one pin is defined as an ESAI pin.
2. Enable the ESAI logic clock by setting bit 0 of ESAI Control Register (ECR[0])
3. The transmitter section should be in its individual reset state (TPR = 1) and also reset the ESAI Transmit FIFO (TFCR[1] = 1).
4. Configure the control registers TCCR and TCR according to the operating mode, configure the Transmit FIFO Configuration Register (bring transmit FIFO out of reset, enable Transmit FIFO, enable transmitters, transmit initialization and set watermark). Make sure to clear the transmitter enable bits (TE0–TE5). TPR must remain set.
5. Take the transmitter section out of the individual reset state by clearing TPR.
6. Write initial words to ESAI Transmit Data Register (ETDR) (at least one word per enabled transmitter but as many as you want) if Transmit FIFO is used. If not, just write first words to all the enabled transmitters which are in use during operation.
   This step is needed even if DMA is used to service the transmitters.
7. Enable the transmitters by setting their TE bits.
8. Data is transmitted only when the transmitter enable (TEx) bit is set and after the occurrence of frame sync signal (either internally or externally generated). The transmitter outputs remain tristated after TEx bit is set until the frame sync occurs.
9. From now on the transmitters are operating and can be serviced either by polling, interrupts, or DMA.

19.5.2.3 Initializing Just the ESAI Receiver Section

1. It is assumed that the ESAI is operational; that is, at least one pin is defined as an ESAI pin.
2. Enable the ESAI logic clock by setting bit 0 of ESAI Control Register (ECR[0])
3. The receiver section should be in its individual reset state (RPR = 1) and also reset the ESAI Receive FIFO (RFCR[1] = 1).
4. Configure the control registers RCCR and RCR according to the operating mode, configure the Receive FIFO Configuration Register (bring receive FIFO out of reset, enable Receive FIFO, receivers, and set watermark). Making sure to clear the receiver enable bits (RE0–RE3). RPR must remain set.
5. Take the receiver section out of the individual reset state by clearing RPR.
6. Enable the receivers by setting their RE bits.
7. From now on the receivers are operating and can be serviced either by polling, interrupts, or DMA.

Chapter 20
Enhanced Secured Digital Host Controller Version 2 (eSDHCv2)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

20.1 Overview

The enhanced secured digital host controller Version 2 (eSDHCv2, referred to as eSDHC hereafter) provides the interface between the host system and MMC/SD/SDIO/CE-ATA cards, including cards with reduced size or mini cards.

Figure 20-1 shows the eSDHC and its connections within the device. The eSDHC acts as a bridge, passing host bus transactions to the MMC/SD/SDIO/CE-ATA cards by sending commands and performing data accesses to and from the cards. It handles the MMC/SD/SDIO/CE-ATA protocols at the transmission level.



Figure 20-1. eSDHC System Connection

The different cards supported by the eSDHC are described as follows:

- The MultiMediaCard (MMC) is a universal low-cost data storage and communication media that is designed to cover a wide area of applications including mobile video and gaming both on pre-loaded MMC cards and downloadable from cellular phone, WLAN or other wireless networks. Old MMC cards are based on 7-pin serial bus with a single data pin, while the newer high-speed MMC communication is based on an advanced 11-pin serial bus designed to operate at lower voltage.
- The Secure Digital (SD) card is an evolution of earlier MMC technology. It is specifically designed to meet the security, capacity, performance, and environment requirements inherent in newly emerging audio and video consumer electronic devices. The physical form factor, pin assignment and data transfer protocol are forward compatible with MMC, with some additions. Under the SD protocol, an SD card can be categorized as memory card, I/O card, or combo card (having both

memory and I/O functions). The memory card invokes a copyright protection mechanism that complies with the SDMI security standard. The I/O card provides high-speed data I/O with low power consumption for mobile electronic devices. For the sake of simplicity, Figure 20-1 does not show cards with reduced size or mini cards.

- Consumer electronics ATA (CE-ATA) is a hard drive interface that is optimized for embedded applications. The device is layered on the top of the MMC protocol stack using the same physical interface. The interface electrical and signaling definition follows the MMC specification. For more details, see the CE-ATA Specification.

20.1.1 Features

The features of the eSDHC module include the following:

- Designed to work with MMC, MMC plus, MMC RS, SD memory, miniSD memory, SDIO, miniSDIO, SD Combo, and CE-ATA cards. Compatible with the following specifications:
  - MMC System Specification Version 4.2
  - SD Host Controller Standard Specification Version 2.0, including test event register support
  - SD Memory Card Specification Version 2.0: supports High-Capacity SD Memory Cards
  - SDIO Card Specification Version 2.0
  - CE-ATA Card Specification Version 1.0
- Supports 1-, 4-, or 8-bit MMC modes, 1- or 4-bit SD and SDIO modes, and 1-, 4-, or 8-bit CE-ATA devices
  - Card bus clock frequency up to 52 MHz
  - Up to 416 Mbps of data transfer for MMC cards in 8-bit mode
  - Up to 200 Mbps of data transfer for SD/SDIO cards in 4-bit mode
  - Allows cards to interrupt the host in 1-bit and 4-bit SDIO modes, also supports interrupt period
- Supports single-block and multi-block read and write
  - Block sizes of 1–4096 bytes
  - Supports pause during the data transfer at block gap
  - Supports Auto CMD12 for multi-block transfer
- Supports read/write features:
  - Write protection switch for write operations
  - SDIO read wait and suspend/resume operations
  - Includes a fully configurable 128x32-bit FIFO for read/write data
- Supports internal and external DMA capabilities
  - Supports Advanced DMA to perform linked memory access
- Supports both synchronous and asynchronous abort
- Host can initiate non-data transfer command while data transfer is in progress
- Support voltage selection by configuring vendor-specific register bit

20.1.2 Data Transfer Modes

The eSDHC can select the following modes for data transfer:

- MMC 1-, 4-, or 8-bit transfers in full-speed mode (up to 20 MHz) or high-speed mode (up to 52 MHz)
- SD 1- or 4-bit transfers in full-speed mode (up to 25 MHz) or high-speed mode (up to 50 MHz)
- CE-ATA 1-, 4-, or 8-bit transfers
- Identification Mode (up to 400 kHz)

20.2 External Signals

This section includes an overview of the external signals and also their descriptions.

20.2.1 Overview

Figure 20-2 shows the eSDHC I/O signals:

- SD_CLK is an internally-generated clock used to drive the MMC, SD, SDIO, or CE-ATA cards.
- CMD I/O is used to send commands and receive responses to/from the card.
- Eight data lines (DAT7–DAT0) are used to perform data transfers between the eSDHC and the card.
- SD_CD# and SD_WP are card-detection and write-protection signals directly routed from the socket. A low on SD_CD# indicates that a card is inserted, and a high on SD_WP indicates that the write-protect switch is active.
- SD_OD is an output signal generated at the SoC level outside eSDHC, and is used to select the external open-drain resistor.
- SD_LCTL is an output signal used to drive an external LED to indicate that the SD interface is busy.
- SD_VS is used to control the voltage at the SD_ pins listed above. When asserted, voltage is high (around 3.0 V); when negated, voltage is low (around 1.8 V).

SD_CD#, SD_WP, SD_OD, SD_LCTL, and SD_VS are all optional for system implementation. If the eSDHC is desired to support a 4-bit data transfer, DAT7–DAT4 are optional and can be tied to high.



Figure 20-2. enhanced Secure Digital Host Controller (eSDHC) Block Diagram

20.2.2 Signal Descriptions

Table 20-1 shows properties of the I/O signals.

Table 20-1. Properties of I/O Signals

Name	Port	Function	Reset State	Pull up
SD_CLK	O	Clock for MMC/SD/SDIO card	0	N/A
SD_CMD	I/O	CMD line connected to card	1	Pull up
SD_DAT7	I/O	DAT7 line (MSB) in 8-bit mode Not used in other modes	1	Pull up
SD_DAT6	I/O	DAT6 line in 8-bit mode Not used in other modes	1	Pull up
SD_DAT5	I/O	DAT5 line in 8-bit mode Not used in other modes	1	Pull up

Table 20-1. Properties of I/O Signals (Continued)

Name	Port	Function	Reset State	Pull up
SD_DAT4	I/O	DAT4 line in 8-bit mode Not used in other modes	1	Pull up
SD_DAT3	I/O	DAT3 line in 4/8-bit mode or configured as card detection pin May be configured as card detection pin in 1-bit mode	0	Pull-up/pull-down configurable
SD_DAT2	I/O	DAT2 line or read wait in 4-bit mode Read Wait in 1-bit mode	1	Pull up
SD_DAT1	I/O	DAT1 line in 4/8-bit mode Also used to detect interrupt in 1/4-bit mode	1	Pull up
SD_DAT0	I/O	DAT0 (LSB) line in all modes Also used to detect busy state	1	Pull up
SD_CD#	I	Card detection signal If not used tie high	N/A	N/A
SD_WP	I	Card write protect detect If not used tie low	N/A	N/A
SD_OD	O	Open drain select (not generated within the eSDHC). Optional output	N/A	N/A
SD_LCTL	O	LED control used to drive an external LED Active high Fully controlled by the driver Optional output	0	N/A
SD_VS	O	Controls the voltage at SD_ pins. When asserted, voltage is high (around 3.0 V); when negated, voltage is low (around 1.8 V) Optional output	0	N/A

20.3 Memory Map and Register Definition

This section includes the module memory map and detailed descriptions of all registers.

20.3.1 Memory Map

Table 20-2 shows the eSDHC memory map. For the base address of a particular module instantiation, see the system memory map.

All registers support 32-bit accesses only. Addresses greater than 0x0044, except for 0x0050, 0x0054, 0x0058, and 0x00FC, are reserved and read as all zeros. Writes to these registers are ignored.

Table 20-2. eSDHCv2 Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Section
BASE +0000 (DSADDR)	DMA system address register	R/W	20.3.3.1/20-12
BASE +0004 (BLKATTR)	Block attributes register	R/W	20.3.3.2/20-13
BASE +0008 (CMDARG)	Command argument register	R/W	20.3.3.3/20-14
BASE +000C (XFERTYP)	Transfer type register	R/W	20.3.3.4/20-14
BASE +0010 (CMDRSP0)	Command response 0 register	R	20.3.3.5/20-18
BASE +0014 (CMDRSP1)	Command response 1 register	R	20.3.3.5/20-18
BASE +0018 (CMDRSP2)	Command response 2 register	R	20.3.3.5/20-18
BASE +001C (CMDRSP3)	Command response 3 register	R	20.3.3.5/20-18
BASE +0020 (DATPORT)	Data buffer access port register	R/W	20.3.3.6/20-20
BASE +0024 (PRSSTAT)	Present state register	R	20.3.3.7/20-21
BASE +0028 (PROCTL)	Protocol control register	R/W	20.3.3.8/20-25
BASE +002C (SYSCTL)	System control register	R/W	20.3.3.9/20-29
BASE +0030 (IRQSTAT)	Interrupt status register	R	20.3.3.10/20-32
BASE +0034 (IRQSTATEN)	Interrupt status enable register	R/W	20.3.3.11/20-36
BASE +0038 (IRQSIGEN)	Interrupt signal enable register	R	20.3.3.12/20-39
BASE +003C (AUTOC12ERR)	Auto CMD12 status register	R	20.3.3.13/20-41
BASE +0040 (HOSTCAPBLT)	Host controller capabilities register	R	20.3.3.14/20-43
BASE +0044 (WML)	Watermark level register	R/W	20.3.3.15/20-44
BASE +0050 (FEVT)	Force event register	W	20.3.3.16/20-46
BASE +0054 (ADMAES)	ADMA error status register	R	20.3.3.17/20-48
BASE +0058 (ADSADDR)	ADMA system address register	R/W	20.3.3.18/20-49
BASE + 00C0 (VENDOR)	Vendor-specific register	R/W	20.3.3.19/20-50
BASE +00FC (HOSTVER)	Host controller version register	R	20.3.3.20/20-51

20.3.2 Register Summary

Table 20-3 summarizes the eSDHC registers.

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BASE +0000 (DSADDR)	R	DS_ADDR[31:16]															
	W																
	R	DS_ADDR[15:2]														0	0
	W																
BASE +0004 (BLKATTR)	R	BLKCNT[15:0]															
	W																
	R	0	0	0	BLKSIZE[12:0]												
	W																
BASE +0008 (CMDARG)	R	CMDARG[31:16]															
	W																
	R	CMDARG[15:0]															
	W																
BASE +000C (XFERTYP)	R	0	0	CMDINX[5:0]						CMDTYP [1:0]		DPS EL	CICE N	CCC EN	0	RSPTYP [1:0]		
	W																	
	R	0	0	0	0	0	0	0	0	0	0	MSB SEL	DTD SEL	0	AC12 EN	BCE N	DMA EN
	W																
BASE +0010 (CMDRSP0)	R	CMDRSP0[31:16]															
	W																
	R	CMDRSP0[15:0]															
	W																
BASE +0014 (CMDRSP1)	R	CMDRSP1[31:16]															
	W																
	R	CMDRSP1[15:0]															
	W																
BASE +0018 (CMDRSP2)	R	CMDRSP2[31:16]															
	W																
	R	CMDRSP2[15:0]															
	W																

Table 20-3. eSDHC Register Summary

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BASE +001C (CMDRSP3)	R	CMDRSP3[31:16]															
	W																
	R	CMDRSP3[15:0]															
	W																
BASE +0020 (DATPORT)	R	DATCONT[31:16]															
	W																
	R	DATCONT[15:0]															
	W																
BASE +0024 (PRSSTAT)	R	DLSL[7:0]								CLSL	0	0	0	WPSPL	CDPL	0	CINS
	W																
	R	0	0	0	0	BREN	BWEN	RTA	WTA	SDOFF	PEROFF	HCKOFF	IPGOFF	SDSTB	DLA	CDIHB	CIHB
	W																
BASE +0028 (PROCTL)	R	0	0	0	0	0	WECRM	WECINS	WECINT	0	0	0	0	IABG	RWCTL	CREQ	SABGREQ
	W																
	R	0	0	0	0	0	0	DMAS[1:0]		CDSS	CDTL	EMODE[1:0]		D3CD	DTW[1:0]		LCTL
	W																
BASE +002C (SYSCTL)	R	0	0	0	0	INITA	0	0	0	0	0	0	0	DTOCV[3:0]			
	W						RSTD	RSTC	RSTA								
	R	SDCLKFS[7:0]								DVS[3:0]				SDCLKEN	PEREN	HCKEN	IPGEN
	W																
BASE +0030 (IRQSTAT)	R	0	0	0	DMAE	0	0	0	AC12E	0	DEBE	DCE	DTOE	CIE	CEBE	CCE	CTOE
	W				w1c				w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	0	0	0	0	0	0	0	CINT	CRM	CINS	BRR	BWR	DINT	BGE	TC	CC
	W								w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
BASE +0034 (IRQSTATEN)	R	0	0	0	DMAESEN	0	0	0	AC12ESEN	0	DEBESEN	DCESEN	DTOESEN	CIESEN	CEBESEN	CCESEN	CTOESEN
	W																
	R	0	0	0	0	0	0	0	CINTSEN	CRMSEN	CINSSEN	BRRSEN	BWRSEN	DINTSEN	BGESEN	TCSEN	CCSEN
	W																

Table 20-3. eSDHC Register Summary (Continued)

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BASE +0038 (IRQSIGEN)	R	0	0	0	DMAEIEN	0	0	0	AC12EIEN	0	DEBEIEN	DCEIEN	DTOEIEN	CIEIEN	CEBEIEN	CCEIEN	CTOEIEN
	W																
	R	0	0	0	0	0	0	0	CINTIEN	CRMIEN	CINSIEN	BRRIEN	BWRIEN	DINTIEN	BGEIEN	TCIEN	CCIEN
	W																
BASE +003C (AUTOC12ERR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	CNIBAC12E	0	0	AC12IE	AC12CE	AC12EBE	AC12TOE	AC12NE
	W																
BASE +0040 (HOSTCAPBLT)	R	0	0	0	0	0	VS18	VS30	VS33	SRS	DMAS	HSS	ADMAS	0	MAXBL[1:0]		
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
BASE +0044 (WML)	R	0	0	0	WR_BRST_LEN[3:0]					WR_WML[7:0]							
	W																
	R	0	0	0	RD_BRST_LEN[3:0]					RD_WML[7:0]							
	W																

Table 20-3. eSDHC Register Summary (Continued)

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BASE +0050 (FEVT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W	FEVTCINT			FEVTDMAE				FEVTAC12E		FEVTDEBE	FEVTDCE	FEVTDTOE	FEVTCIE	FEVTCEBE	FEVTCCE	FEVTCTOE
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W									FEVTCNIBAC12			FEVTAC12IE	FEVTAC12EBE	FEVTAC12CE	FEVTAC12TOE	FEVTAC12NE
BASE +0054 (ADMAES)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	ADMADCE	ADMALME	ADMAES[1:0]	
	W																
BASE +0058 (ADSADDR)	R W	ADS_ADDR[31:16]															
	R W	ADS_ADDR[15:0]															
BASE + 00C0 (VENDOR)	R	0	0	0	0	DBG_SEL[3:0]				INT_ST_VAL[7:0]							
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	VOLT_SEL	EXT_DMA_EN
	W																
BASE +00FC (HOSTVER)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	VVN[7:0]							SVN[7:0]								
	W																

Table 20-3. eSDHC Register Summary (Continued)

20.3.3 Register Descriptions

This section provides detailed descriptions of the module's registers.

Register conventions: Figure 20-3 and Table 20-4 explain conventions used in register diagrams and tables.



Figure 20-3. Register Field Conventions

Table 20-4. General Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can correspondingly be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that can be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to 0 (zero).
1	Resets to 1 (one).
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

NOTE

The term reset refers to power-on-reset (POR). The reset values given are POR reset values: these may differ from software reset values.

20.3.3.1 DMA System Address Register (DSADDR)

The DSADDR register contains the physical system memory address used for DMA transfers.Figure 20-4 shows the register. Table 20-6 describes the register fields.

Offset BASE +0000 (DSADDR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DS_ADDR[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DS_ADDR[15:2]														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Table 20-5.

Figure 20-4. DMA System Address Register Diagram (DSADDR)

Table 20-6. DMA System Address Register Field Descriptions

Field	Description
31–2 DS_ADDR[31:2]	DMA system address. This register contains the 32-bit system memory address for a DMA transfer. Since the address must be (4-byte) word-aligned, the last 2 bits are always read as 0. When the eSDHC stops a DMA transfer, this register points to the system address of the next contiguous data position. It can be accessed only when no transaction is executing (that is, after a transaction has stopped). Read operations during transfers may return an invalid value. The host driver initializes this register before starting a DMA transaction. After DMA has stopped, the system address of the next contiguous data position can be read from this register. This register is protected during a data transfer. When data lines are active, writes to this register are ignored. The host driver waits until the DLA bit in the present state register is cleared before writing to this register. The eSDHC internal DMA only supports continuous physical memory access, and does not support a virtual memory system. Due to AHB burst limitations, if a burst of type SEQ crosses the 1 KB boundary, eSDHC I automatically changes the burst type to NSEQ. This register supports dynamic address reflection: when TC bit is set, it automatically alters the value of internal address counter. Software cannot change this register when TC bit is set.
1–0	Reserved, read as 0

20.3.3.2 Block Attributes Register (BLKATTR)

This register is used to configure the number of data blocks and the number of bytes in each block.

Figure 20-5 shows the register. Table 20-7 describes the register fields.

Offset BASE +0004 (BLKATTR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	BLKCNT[15:0][1]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	BLKSIZE[12:0]												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Figure 20-5. Block Attributes Register (BLKATTR)

Table 20-7. Block Attributes Register Field Descriptions

Field	Description
31–16 BLKCNT	Block count for current transfer. This field is enabled when the block count enable (BCEN) bit in the transfer mode register is set to 1, and is valid only for multi-block transfers. For single block transfers, the register always reads as 1. For multi-block transfers, the host driver sets this register to a value between 1 and the maximum block count. The eSDHC decrements the block count after each block transfer, and stops when the count reaches zero. Setting the block count to 0 results in no data blocks being transferred. This register should be accessed only when no transaction is executing (that is, after transactions are stopped). Read operations on this register during data transfers can return an invalid value, and write operations are ignored. When saving transfer content as a result of a Suspend command, the number of blocks yet to be transferred can be determined by reading this register after transfer is paused by a stop at block gap operation, and before sending the Suspend command. After the Suspend command is sent the eSDHC regards the current transfer as aborted and changes the BLKCNT register back to its original value. When restoring transfer content prior to issuing a Resume command, the host driver is responsible to restore the previously-saved block count. 0x0000Stop count 0x0001 1 block 0x0002 2 blocks ..... 0xFFFF 65535 blocks **Note:** Although the BLKCNT field is 0 after reset, the read value after reset is 0x0001. This is because reset clears the MSBSEL bit to indicate a single-block transfer, so that BLKCNT reads as 0x0001.

Table 20-7. Block Attributes Register Field Descriptions (Continued)

Field	Description
15–13	Reserved, read as 0
12–0 BLKSIZE[12:0]	Transfer block size. This register specifies the block size (in bytes) for block data transfers. It can be accessed only when no transaction is executing (that is, after a transaction has stopped). Read operations during transfers may return an invalid value, and write operations are ignored. 0x000) No data transfer 0x001) 1 Byte 0x002) 2 Bytes … 0x1000) 4096 Bytes 0x1001–0xFFFF Reserved

20.3.3.3 Command Argument Register (CMDARG)

Figure 20-6 shows the register. Table 20-8 describes the register fields.



Figure 20-6. Command Argument Register (CMDARG)

Table 20-8. Command Argument Register Field Descriptions

Field	Description
31–0 CMDARG[31:0]	Command argument. The SD/MMC command argument is specified as bits 39-8 of the command format in the SD and MMC specifications.This register is write-protected when the CIHB bit is set in the present state register.

20.3.3.4 Transfer Type Register (XFERTYP)

The XFERTFYP register is used to control the operation of data transfers. The host driver is responsible to set this register before issuing a command followed by a data transfer, or before issuing a Resume command. During data transfers, to prevent data loss the eSDHC prevents writing to the following bits: DPSEL, MBSEL, DTDSEL, AC12EN, BCEN and DMAEN.

The host driver is responsible to check the command inhibit bits (CDIHB and CIHB) in the present state register before writing to this register. When the CDIHB bit is set, any attempt to send a command with data transfer by writing to this register is ignored; when the CIHB bit is set, any write to this register is ignored.

When sending commands followed by data transfer, the command is ignored unless the following conditions are met:

- Block size is nonzero (specified by the BLKSIZE field in the BLKATTR register).
- At least one of the following conditions holds:
  - Block count is nonzero (specified by the BLKCNT field in the BLKATTR register).
  - Single-block transfer is indicated (MSBSEL bit in XFERTYP register is cleared)
  - Block count is disabled (BCEN bit in XFERTYP register is cleared)
- (Write commands only) Write protect switch is inactive (WPSPL bit in present state register is set to 1).

After the command followed by data transfer is sent, if no response is received within 64 clock cycles (the response timeout period) then the eSDHC aborts the data transfer. Response timeout occurs for instance in the following cases:

- The card responds to the command, but eSDHC does not receive the response
- An internal DMA (either simple DMA or ADMA) read operation occurs, so that external system memory is overwritten by the internal DMA with data sent back from the card.

If the command times out, the driver is responsible to reissue the command.

Figure 20-7 shows the register. Table 20-9 describes the register fields.

Offset BASE +000C (XFERTYP) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	CMDINX[5:0]						CMDTYP [1:0]		DPSEL	CICEN	CCCEN		RSPTYP [1:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	MSBSEL	DTDSEL	0	AC12EN	BCEN	DMAEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-7. Transfer Type Register (XFERTYP)

Table 20-9. Transfer Type Register Field Descriptions

Field	Description
31–30	Reserved, read as 0
29–24 CMDINX[5:0]	Command index. These bits are set to the command number that is specified in bits 45-40 of the command format in the SD Memory Card Physical Layer Specification and the SDIO Card Specification.
23–22 CMDTYP[1:0]	Command type. There are three types of special commands: Suspend, Resume and Abort (for all other commands, CMDTYP is set to 0b00). The three special commands are described as follows: • Suspend command: If a Suspend command is sent, the eSDHC assumes that the card bus has been released and that it can issue the next command which uses the DAT line. However, the eSDHC does not monitor the content of command response, so it does not know if the Suspend command succeeds or not. It is the host driver's responsibility to check the status of the Suspend command and send another command marked as Suspend to inform the eSDHC that a Suspend command was successfully issued. Refer to Section 20.5.3.3.1, "Suspend Operation" for more details. After the end bit of the command is sent, the eSDHC negates read wait for read transactions and stops checking busy for write transactions. In 4-bit mode, the interrupt cycle starts. If the Suspend command fails, the eSDHC maintains its current state, and the host driver restarts the transfer by setting the continue request bit in the protocol control register. • Resume command: The host driver restarts the data transfer by restoring the registers saved before sending the Suspend command and then sends the Resume command. The eSDHC checks for a pending busy state before starting write transfers. • Abort command: If this command is set when executing a read transfer, the eSDHC stops reads to the buffer. If this command is set when executing a write transfer, the eSDHC stops driving the DAT line. After issuing the Abort command, the host driver should issue a software reset (Abort transaction). 00 Normal— all other commands 01 Suspend CMD52 for writing bus suspend in CCCR 10 Resume CMD52 for writing function select in CCCR 11 Abort CMD12, CMD52 for writing I/O Abort in CCCR
21 DPSEL	Data present select. This bit is set to 1 to indicate that data is ready to be transferred using the DAT line. It is set to 0 in the following cases: • Commands using only the CMD line (such as CMD52). • Commands that transfer no data but use the busy signal on DAT[0] line (R1b or R5b, such as CMD38) 0 No data present 1 Data present **Note:** • The Resume command requires this bit be set to 1, while the other XFERTYP fields (except for CMDTYP) are the same as when the transfer was initially launched. • When the write protect switch is on, (WPSPL bit is cleared in the present state register), all writes to the transfer type register with DTDSEL = 0 and DPSEL = 1 are ignored.
20 CICEN	Command index check enable. When this bit is set to 1, the eSDHC checks the index field in the response to see if it has the same value as the command index. If not, the eSDHC reports a command index error. The Index field is not checked if the bit is cleared. 0 Disable command index check 1 Enable command index check
19 CCCEN	Command CRC check enable. If this bit is set to 1, the eSDHC checks the CRC field in the response. If an error is detected, the eSDHC reports a command CRC error. The CRC field is not checked if this bit is cleared. The number of bits checked by the CRC field value changes according to the length of the response. (Refer to RSPTYP[1:0] and Table 20-11.) 0 Disable command CRC check 1 Enable command CRC check
18	Reserved

Table 20-9. Transfer Type Register Field Descriptions (Continued)

Field	Description
17–16 RSPTYP[1:0]	Response type select: 00 No response 01 Response length 136 10 Response length 48 11 Response length 48, check busy after response
15–6	Reserved, read as 0
5 MSBSEL	Multi / single-block select: This bit enables multi-block DAT line data transfers. For any other commands, this bit is set to 0. If this bit is 0, it is not necessary to set the block count register. Table 20-10 shows MSBSEL settings corresponding to different transfer types. 0 Single-block transfer 1 Multi-block transfer
4 DTDSEL	Data transfer direction select. This bit defines the direction of DAT line data transfers. The host driver sets this bit to 1 to transfer data from the SD card to the eSDHC. This bit is cleared for all other commands. 0 Write (host to card) 1 Read (card to host)
3	Reserved, read as 0
2 AC12EN	Auto CMD12 enable. Multi-block transfers for memory require a CMD12 to stop the transaction. When this bit is set to 1, the eSDHC issues a CMD12 automatically when the last block transfer has completed. The host driver does not set this bit to issue commands that do not require CMD12 to stop a multi-block data transfer. In particular, secure commands defined in the file security specification do not require CMD12. In single-block transfers, the eSDHC ignores this bit. 0 Disable auto CMD12 1 Enable auto CMD12
1 BCEN	Block count enable. This bit enables the block count register, which is only relevant for multi-block transfers. When this bit is cleared, the internal block counter is disabled: this setting is used for infinite transfers.Table 20-10 shows BCEN settings corresponding to different transfer types. 0 Disable block count register 1 Enable block count register
0 DMAEN	DMA enable. This bit enables internal DMA functionality. If this bit is set to 1, an internal DMA operation begins when the host driver sets the DPSEL bit of this register. Whether the simple DMA, or the advanced DMA, is active depends on the DMA select field of the protocol control register. 0 Disable DMA 1 Enable DMA

Table 20-10 shows multi/single-block select (MSBSEL) and block count enable (BCEN) settings for different data transfer types.

Table 20-10. MSBSEL and BCEN Bit Settings for Different Transfer Types

Multi/Single Block Select	Block Count Enable	Block Count	Function
0	Don't Care	Don't Care	Single Transfer
1	0	Don't Care	Infinite Transfer
1	1	Positive Number	Multiple Transfer
1	1	Zero	No Data Transfer

Table 20-11 shows the settings for responses type select (RSPTYP), index check enable (CICEN), and command CRC check enable (CCCEN) fields in the XFERTYP register corresponding to different response types.

Table 20-11. RSPTYP, CICEN, and CCCEN Settings for Different Response Types

Response Type Select (RSPTYP)	Index Check Enable (CICEN)	CRC Check Enable (CCCEN)	Response Type
00	0	0	No response
01	0	1	R2
10	0	0[1]	R3,R4
10	1	1	R1,R5,R6
11	1	1	R1b,R5b[2]

1 The CRC field for R3 and R4 is expected to be all 1's. The CRC check is disabled for these response types.

2 The SDIO Specification does not distinguish between R5 and R5b. The notation R5b here indicates the case where eSDHC checks the busy status after receiving a response. For example, usually CMD52 is used with R5, but the I/O abort command is used with R5b.

20.3.3.5 Command Response *n* Register (CMDRSP0–CMDRSP3)

The CMDRSP*n* registers are used to store parts *n* of the response bits from the card (*n* = 0,1,2,3).

Figure 20-8 shows the register. Table 20-12 describes the register fields.

Offset BASE +0010 (CMDRSP0)
BASE +0014 (CMDRSP1)
BASE +0018 (CMDRSP2)
BASE +001C (CMDRSP3)

Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	CMDRSP*n*[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CMDRSP*n*[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-8. Command Response *n* Register (CMDRSP0-CMDRSP3)

Table 20-12. Command Response *n* Register Field Description

Field	Description
31–0 CMDRSP*n*[31:0]	Command response *n*. Refer to Table 20-13 for the mapping of command responses from the SD bus to this register for each response type.

Table 20-13 describes the mapping of command responses from the SD bus to command response registers for each response type. In the table, R[*x*:*y*] refers to a bit range within the response data as transmitted on the SD bus.

Table 20-13. Response Field Definitions for Each Response Type

Response Type	Meaning of Response	Response Field	Response Register
R1,R1b (normal response)	Card status	R[39:8]	CMDRSP0
R1b (auto CMD12 response)	Card status for auto CMD12	R[39:8]	CMDRSP3
R2 (CID, CSD register)	CID/CSD register [127:8]	R[127:8]	{CMDRSP3[23:0], CMDRSP2, CMDRSP1, CMDRSP0}
R3 (OCR register)	OCR register for memory	R[39:8]	CMDRSP0
R4 (OCR register)	OCR register for I/O and others	R[39:8]	CMDRSP0
R5, R5b	SDIO response	R[39:8]	CMDRSP0
R6 (Publish RCA)	New Published RCA[31:16] and card status[15:0]	R[39:9]	CMDRSP0

The eSDHC only stores part of the response data in the command response registers. This enables the host driver to efficiently read 32 bits of response data in one read cycle on a 32-bit bus system. The eSDHC checks the response data's index field and the CRC (as specified by the command index check enable and the command CRC check enable bits in the transfer type register) and generates an error interrupt if any error is detected. The bit range for the CRC check depends on the response length. If the response length is 48, the eSDHC checks R[47:1], and if the response length is 136 the eSDHC checks R[119:1].

Table 20-13 shows that the auto CMD12 and CMD_wo_DAT responses are stored in the CMDRSP3 and CMDRSP0 registers, respectively. This prevents overwriting of the auto CMD12 response with the CMD_wo_DAT (or vice versa) when the corresponding commands are executed concurrently. When the eSDHC modifies part of the command response registers as shown in Table 20-13, it preserves the unmodified bits.

20.3.3.6 Buffer Data Port Register (DATPORT)

This register contains the buffer data port. Figure 20-9 shows the register. Table 20-14 describes the register fields. The 32-bit DATPORT register is used for CPU or external DMA access the internal buffer. When the internal DMA is enabled, writes to this register is ignored, and the register is read as 0.

Offset BASE +0020 (DATPORT) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DATCONT[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DATCONT[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-9. Buffer Data Port Register (DATPORT)

Table 20-14. Buffer Data Port Register Field Descriptions

Field	Description
31–0 DATCONT[31:0]	Data content. When the internal DMA is enabled, writes to this register are ignored, and the register is read as 0.

20.3.3.7 Present State Register (PRSSTAT)

The 32-bit read-only PRSSTAT register provides the host driver with the eSDHC status.

Figure 20-10 shows the register. Table 20-15 describes the register fields.

Offset BASE +0024 (PRSSTAT) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DLSL[7:0]								CLSL	0	0	0	WPSPL	CDPL	0	CINS
W																
Reset	1	1	1	1	n[1]	1	1	1	1	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	BREN	BWEN	RTA	WTA	SDOFF	PEROFF	HCKOFF	IPGOFF	SDSTB	DLA	CDIHB	CIHB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

[1] The reset value of DLSL [3] depends on the pull-up/pull-down configuration of DAT[3] (see Table 20-1). If DAT[3] is pulled down, then DLSL[3] resets to 0; if DAT[3] is pulled up, then DLSL[3] resets to 1.

Figure 20-10. Present State Register (PRSSTAT)

Table 20-15. Present State Register Field Descriptions

Field	Description
31–24 DLSL[7:0]	DAT[7:0] line signal level. These status bits are used to check the DAT line levels to recover from errors, and for debugging.DLSL[0] is especially useful for detecting the busy signal level. The reset value is affected by the external pull-up / pull-down resistors. These bits all reset to 1 except for DLSL[3], whose reset value depends on the pull-up / pull-down configuration of DAT[3]. If DAT[3] is pulled down, then DLSL[3] resets to 0; if DAT[3] is pulled up, then DLSL[3] resets to 1. DAT[*n*]: Data *n* line signal level (*n* = 7…0)
23 CLSL	CMD line signal level. This status bit is used to check the CMD line level to recover from errors, and for debugging. The reset value is affected by the external pull-up/pull-down resistor—by default, the read value of this bit after reset is 0b1.
22–20	Reserved, read as 0
19 WPSPL	Write protect switch pin level. The write protect switch is supported for memory and combo cards.This bit reflects the inverted value of the SD_WP pin of the card socket. A software reset does not affect this bit. The reset value is effected by the external write protect switch. If the SD_WP pin is not used, it should be tied low, so that the reset value of this bit is high and write is enabled. 0 Write protected (SD_WP=1) 1 Write enabled (SD_WP=0)

Table 20-15. Present State Register Field Descriptions (Continued)

Field	Description
18 CDPL	Card detect pin level. This bit reflects the inverse value of the SD_CD# signal for the card socket: for instance, when a card is inserted in the socket the SD_CD# input signal is negated, and the CDPL bit is set to 1. Debouncing is not performed on this bit. This bit may be valid, but is not guaranteed because of propagation delay. Use of this bit is limited to testing since it must be debounced by software. A software reset does not effect this bit. A write to the force event register does not effect this bit. The reset value is effected by the external card detection pin. 0 No card present (SD_CD# = 1) 1 Card present (SD_CD# = 0)
17	Reserved, read as 0
16 CINS	Card inserted. This bit indicates whether a card has been inserted. The eSDHC debounces this signal so that the host driver does not need to wait for it to stabilize. Changing from a 0 to 1 generates a card insertion interrupt in the interrupt status register. Changing from a 1 to 0 generates a card removal interrupt in the interrupt status register. A write to the force event register does not effect this bit. Setting the software reset for all (RSTA) bit in the system control register does not effect this bit. A software reset does not effect this bit. 0 Power on reset or no card 1 Card inserted
15–12	Reserved, read as 0
11 BREN	Buffer read enable. This read-only flag indicates that valid data exists in the host-side buffer. When this bit is set to 1, valid data in the buffer meets or exceeds the read watermark level. This bit changes from 1 to 0 whenever data is read from the buffer. This bit changes from 0 to 1 when valid data in the buffer meets or exceeds the watermark level, and the buffer read ready interrupt has been generated and enabled. 0 Read disable 1 Read enable This status bit is used for non-DMA read transfers. The eSDHC may implement multiple buffers to transfer data efficiently.
10 BWEN	Buffer write enable. This read-only flag indicates that space is available for write data. If this bit is set to 1, available space in the buffer meets or exceeds the write watermark level]. This bit changes from 1 to 0 when data is written to the buffer. This bit changes from 0 to 1 when the available space in the buffer meets or exceeds the write watermark level, and the buffer write ready interrupt is generated and enabled. 0 Write disable 1 Write enable This status bit is used for non-DMA write transfers. The eSDHC can implement multiple buffers to transfer data efficiently.
9 RTA	Read transfer active. This status bit is used to detect completion of a read transfer. This bit is set in either of the following two cases: • After the end bit of the read command. • When the continue request bit in the protocol control register is set to 1 to restart a read transfer. A transfer complete interrupt is generated when the RTA bit is cleared. The bit is cleared in either of the following two cases: • When the last data block as specified by the block size is transferred to the system, so that all data are read from the eSDHC internal buffer. • When all valid data blocks have been transferred from eSDHC internal buffer to the system and no current block transfers are being sent because the stop at block gap request is set to 1. 0 No valid data 1 Transferring data

Table 20-15. Present State Register Field Descriptions (Continued)

Field	Description
8 WTA	Write transfer active. This status bit indicates a write transfer is active. If this bit is cleared, it means no valid write data exists in the eSDHC. This bit is set in either of the following cases: • After the end bit of the write command. • When the continue request bit in the protocol control register is set to 1 to restart a write transfer. This bit is cleared in either of the following cases: • After receiving the CRC status of the last data block as specified by the transfer count (single-block or multi-block). • After receiving the CRC status of the current block, when data transmission is about to be stopped by a stop at block gap request. A block gap event interrupt is generated when this bit is cleared as result of a stop at block gap request during a write transaction. The host driver can use this status bit to determine when to issue commands during write busy state. 0 No valid data 1 Transferring data
7 SDOFF	SD clock gated off internally. This status bit indicates that the SD clock is internally gated off due to one of the following causes: • Buffer overrun or underrun • Read pause without read wait assertion • The driver has cleared the SDCLKEN bit to stop the SD clock. The host driver can use this bit to debug data transactions on the SD bus. 0 SD clock is active. 1 SD clock is gated off.
6 PEROFF	Peripheral source clock (ipg_perclk) gated off internally. This status bit indicates that the ipg_perclk is internally gated off. The host driver can use this bit for debug purposes during transactions on the SD bus. 0 ipg_perclk is active. 1 ipg_perclk is gated off.
5 HCKOFF	Master clock (hclk) gated off internally. This status bit indicates that the hclk is internally gated off. The host driver can use this bit for debug purposes during data transfers. 0 hclk is active. 1 hclk is gated off.
4 IPGOFF	ipg_clk gated off internally. This status bit indicates that the ipg_clk is internally gated off. The host driver can use this bit for debug purposes. 0 ipg_clk is active. 1 ipg_clk is gated off.
3 SDSTB	SD clock stable. This status bit indicates that the internal card clock is stable. This bit is for the host driver to poll clock status when changing the clock frequency. It is recommended to clear SDCLKEN bit in system control register to remove glitches on the card clock when the frequency is changing. 0 Clock is changing frequency and not stable. 1 Clock is stable.

Table 20-15. Present State Register Field Descriptions (Continued)

Field	Description
2 DLA	Data line active. This status bit indicates whether one of the DAT lines on the SD bus is in use. In the case of read transactions: This bit indicates if a read transfer is executing on the SD bus. A change in this bit from 1 to 0 between data blocks generates a block gap event interrupt in the interrupt status register. This bit is set in either of the following cases: • After the end bit of the read command. • When writing a 1 to the continue request bit in the protocol control register to restart a read transfer. This bit is cleared in either of the following cases: • When the end bit of the last data block is sent from the SD bus to the eSDHC. • When the read wait state is stopped by a suspend command and the DAT2 line is released. The eSDHC waits at the next block gap by driving a read wait signal at the start of the interrupt cycle. If the read wait signal is already driven (indicating that the data buffer cannot receive data), the eSDHC can wait for a current block gap by continuing to drive the read wait signal. It is necessary to support read wait in order to use the suspend / resume function. This bit remains set to 1 during read wait. In the case of write transactions: This bit indicates that a write transfer is executing on the SD bus. Changes in this bit from 1 to 0 generate a transfer complete interrupt in the interrupt status register. This bit is set in either of the following cases: • After the end bit of the write command. • When writing to 1 to the continue request bit in the protocol control register to continue a write transfer. This bit is cleared in either of the following cases: • When the SD card releases write busy of the last data block, the eSDHC also detects if the output is not busy. If the SD card does not drive the busy signal after the CRC status is received, the eSDHC assumes the card drives the not busy signal. • When the SD card releases write busy, prior to waiting for write transfer, and as a result of a stop at block gap request. In the case of command with busy pending: This status bit indicates that a busy state follows the command and the data line is in use. This bit is cleared when the DAT0 line is released. 0 DAT line inactive 1 DAT line active

Table 20-15. Present State Register Field Descriptions (Continued)

Field	Description
1 CDIHB	Command inhibit (DAT). This status bit is generated if either the DAT line active (DLA) bit or the read transfer active (RTA) bit in this register is set to 1. If this bit is cleared, it indicates that the eSDHC can issue the next SD/MMC command. Commands with a busy signal (for example, R1b, R5b type) belong to command inhibit (DAT). Except in the case when the command busy is finished, changing this bit from 1 to 0 generates a transfer complete interrupt in the interrupt status register. **Note:** The SD host driver can save registers for a suspend transaction after this bit has changed from 1 to 0. 0 Can issue command which uses the DAT line 1 Cannot issue command which uses the DAT line
0 CIHB	Command inhibit (CMD). This status bit is cleared when the CMD line is not in use, indicating that the eSDHC can issue a SD/MMC command using the CMD line. This bit is set immediately after the transfer type register is written. This bit is cleared when the command response is received. Changing this bit from 1 to 0 sets the command complete (CC) bit in the interrupt status register, which generates an interrupt if the CCIEN bit is set in the interrupt signal enable register. Commands using only the CMD line can be issued if this bit is cleared, even when CDIHB (bit 1 of this register) is set. Examples of commands using only the CMD line include CMD0, CMD12, CMD13 (for memory cards) and CMD52 (for SDIO). This bit is remains set (and the CC bit in the interrupt status register remains cleared) in either of the following two cases: • If the eSDHC detects a CMD line conflict when the command is issued (eSDHC drives the CMD line to 1, but detects a 0 at the next SD_CLK edge). In this case, command CRC error and command timeout error bits in the interrupt status register are set to 1. • If the command is not issued due to an auto CMD12 error. 0 Can issue command using only the CMD line 1 Cannot issue command

20.3.3.8 Protocol Control Register (PROCTL)

Figure 20-11 shows the register. Table 20-16 describes the register fields.

Offset BASE +0028 (PROCTL) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	WECRM	WECINS	WECINT					IABG	RWCTL	CREQ	SABGREQ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	DMAS[1:0]		CDSS	CDTL	EMODE[1:0]		D3CD	DTW[1:0]		LCTL
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Figure 20-11. Protocol Control Register (PROCTL)

Table 20-16. Protocol Control Register Field Descriptions

Field	Description
31–27	Reserved, read as 0
26 WECRM	Wakeup event enable on SD card removal. This bit enables a wakeup event (via a card removal) in the interrupt status register. FN_WUS (wakeup support) in CIS does not effect this bit. When this bit is set, the card removal status and the eSDHC interrupt can be asserted without SD_CLK toggling. When the wakeup feature is not enabled, the SD_CLK must be active in order to assert the card removal status and assert the eSDHC interrupt. 0 Disable 1 Enable
25 WECINS	Wakeup event enable on SD card insertion. This bit enables a wakeup event, via a card insertion, in the interrupt status register. FN_WUS (wakeup support) in CIS does not effect this bit. When this bit is set, the card insertion status and the eSDHC interrupt can be asserted without SD_CLK toggling. When the wakeup feature is not enabled, the SD_CLK must be active in order to assert the card insertion status and assert the eSDHC interrupt. 0 Disable 1 Enable
24 WECINT	Wakeup event enable on card interrupt. This bit enables a wakeup event, via a card interrupt, in the interrupt status register. This bit can be set to 1 if FN_WUS (wakeup support) in CIS is set to 1. When this bit is set, the card interrupt status and the eSDHC interrupt can be asserted without SD_CLK toggling. When the wakeup feature is not enabled, the SD_CLK must be active in order to assert the card interrupt status and assert the eSDHC interrupt. 0 Disable 1 Enable
23–20	Reserved
19 IABG	Interrupt at block gap. This bit is only valid for SDIO cards in 4-bit mode. It selects a sample point in the interrupt cycle. Setting to 1 enables interrupt detection at the block gap for a multi-block transfer. Clearing the bit disables interrupt detection during a multi-block transfer. If the SDIO card cannot signal an interrupt during a multi-block transfer, this bit should be cleared to avoid an inadvertent interrupt. When the host driver detects an SDIO card insertion, it sets this bit according to the CCCR of the card. 0 Disabled 1 Enabled
18 RWCTL	Read wait control. The read wait function is optional for SDIO cards. If the card supports read wait, setting this bit enables the read wait protocol to stop read data using the DAT[2] line. Otherwise the eSDHC has to stop the SD clock to hold read data, which restricts commands generation. When the host driver detects an SDIO card insertion, it sets this bit according to the CCCR of the card. If the card does not support read wait, this bit is never set to 1—otherwise DAT line conflicts may occur. If this bit is cleared and the stop at block gap request (SABGREQ) bit is set, the eSDHC stops the SD clock to pause the read operation. 0 Disable read wait control, and stop SD Clock at block gap when SABGREQ bit is set 1 Enable read wait control, and assert read wait without stopping SD clock at block gap when SABGREQ bit is set
17 CREQ	Continue request. When a Suspend operation is not accepted by the card, setting this bit restarts the paused transfer. This bit is also used to restart a transaction that was stopped using the stop at block gap request (SABGREQ). To cancel the stop at block gap, the host driver clears the SABGREQ bit and sets this bit to 1 to restart the transfer. If both the SABGREQ bit and this bit are set to 1, the continue request is ignored. The eSDHC automatically clears this bit: the host driver does not need to clear it. 0 No effect 1 Restart

Table 20-16. Protocol Control Register Field Descriptions (Continued)

Field	Description
16 SABGREQ	Stop at block gap request. This bit is used to stop executing a transaction at the next block gap for both DMA and non-DMA transfers. In the case of read transfers, setting the SABREQ bit stops the transaction at the next block gap only if the SDIO card supports read wait, and the read wait control bit (RWCTL) in this register is set to 1. Otherwise, the read operation can be paused at the next block gap by stopping the SD bus clock. In the case of write transfers in which the host driver writes data to the data port register, the host driver sets this bit after all block data is written. If this bit is set to 1, the host driver does not write data to the data port register after a block is sent. If the host driver clears this bit before the transfer complete bit in interrupt status register is set:, then the eSDHC's behavior is unpredictable. Clearing both SABGREQ and CREQ bits does not cause the transaction to restart. This bit affects the read transfer active, write transfer active, DAT line active and command inhibit (DAT) bits in the present state register. 0 Transfer 1 Stop
15–10	Reserved, read as 0
9–8 DMAS	DMA select. This field is valid while DMA (SDMA or ADMA) is enabled and selects the DMA operation. 00 No DMA or simple DMA is selected 01 ADMA1 is selected 10 ADMA2 is selected 11 Reserved
7 CDSS	Card detect signal selection. This bit selects the source for the card detection. 0 Card detection level is selected (for normal purposes) 1 Card detection test level is selected (for test purposes)
6 CDTL	Card detect test level. This is bit is enabled while the card detection signal selection is set to 1 and it indicates card insertion. 0 Card detect test level is 0, no card inserted 1 Card detect test level is 1, card inserted
5–4 EMODE	Endian mode. The eSDHC supports all four endian modes in data transfer. Refer to Section 20.4.1, "Data Buffer" for more details. 00 Big-endian mode 01 Halfword big-endian mode 10 Little-endian mode 11 Reserved
3 D3CD	DAT3 as card detection pin. If this bit is set, DAT3 should be pulled down to act as a card detection pin. 0 DAT3 does not monitor card insertion 1 DAT3 as card detection pin **Note:** Since DAT3 is also a chip select for SPI mode, a pull-down on this pin and CMD0 may set the card into the SPI mode. eSDHC does not support SPI mode.

Table 20-16. Protocol Control Register Field Descriptions (Continued)

Field	Description
2–1 DTW[1:0]	Data transfer width. This bit selects the data width of the SD bus for a data transfer. The host driver sets it to match the data width of the card. Possible data transfer width is 1-bit, 4-bits or 8-bits. 00 1-bit mode 01 4-bit mode 10 8-bit mode 11 Reserved
0 LCTL	LED control. This bit, fully controlled by the host driver, is used to caution the user not to remove the card while the card is being accessed. When the software issues multiple SD commands, setting the bit once before the first command is sufficient: it is not necessary to reset the bit between commands. 0 LED off 1 LED on

There are three ways to restart the transfer after stop at the block gap, depending on the status of the Suspend command.

1. If the host driver does not issue a Suspend command, the continue request is used to restart the transfer.
2. If the host driver issues a Suspend command and the SD card accepts it, a Resume command is used to restart the transfer.
3. If the host driver issues a Suspend command and the SD card does not accept it, the continue request is used to restart the transfer.

When a stop at block gap request stops the data transfer, the host driver waits for the transfer complete bit (interrupt status register) to be set before attempting to restart the transfer. When restarting the data transfer by continue request, the host driver clears the stop at block gap request before, or simultaneously with, issuing the continue request.

20.3.3.9 System Control Register (SYSCTL)

Figure 20-12 shows the register. Table 20-17 describes the register fields.

Offset BASE +002C (SYSCTL) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	INITA	0	0	0	0	0	0	0	DTOCV[3:0]			
W						RSTD	RSTC	RSTA								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SDCLKFS[7:0]								DVS[3:0]				SDCLKEN	PEREN	HCKEN	IPGEN
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Figure 20-12. System Control Register (SYSCTL)

Table 20-17. System Control Register Field Descriptions

Field	Description
31–28	Reserved, read as 0
27 INITA	Initialization active. When this bit is set, 80 SD clocks are sent to the card. After the 80 clocks are sent, this bit self clears. This bit is very useful during the card power-up period when 74 SD-clocks are needed and the clock auto gating feature is enabled. Writing 1 to this bit when this bit is already 1 has no effect. Writing 0 to this bit at any time has no effect. When either of the CIHB and CDIHB bits in the present state register are set, writes to this bit is ignored (when the command or data lines are active, writes to this bit is not allowed). However, when this bit is set to 1 (that is, during the initialization active period), it is still possible to issue a command—the command bit stream appears on the CMD signal after the 80 clock cycles are completed. In this way, the driver can ensure that 80 clock cycles have completed before the command is sent out. This is a useful feature in the case where the driver needs to send 80 cycles to the card and does not want to wait until this bit is self-cleared.
26 RSTD	Software reset for DAT line. Resets part of the data circuit and the DMA circuit. Setting this bit clears and initializes the buffer, and also clears the following bits: • Data port register: all bits • Present state register: buffer read enable, buffer write enable, read transfer active, write transfer active, data line active, command inhibit (DAT) • Protocol control register: Continue request, Stop at block gap request • Interrupt status register: buffer read ready, buffer write ready, DMA interrupt, block gap event, transfer complete 0 No reset 1 Reset

Table 20-17. System Control Register Field Descriptions (Continued)

Field	Description
25 RSTC	Software reset for CMD line. Resets part of the command circuit. The following bits are cleared by this bit: • Command inhibit (CMD) bit in present state register • Command complete (CC) bit in interrupt status register 0 No reset 1 Reset
24 RSTA	Software reset for all. This reset effects the entire host controller except for the card detection circuit. Register bits of type ROC, RW, RW1C, RWAC are cleared. During initialization, the host driver sets this bit to 1 to reset the eSDHC. The eSDHC resets this bit to 0 when the capabilities registers are valid and the host driver can read them. Additional use of software reset for all does not affect the value of the capabilities registers. After this bit is set, it is recommended that the host driver reset and reinitialize the external card. 0 No Reset 1 Reset
23–20	Reserved, read as 0
19–16 DTOCV	Data timeout counter value. This value determines the interval by which DAT line timeouts are detected. Refer to the data timeout error bit in the interrupt status register for information on factors that dictate time-out generation. Time-out clock frequency is generated by dividing the base clock SD_CLK frequency by this value. The host driver can clear the data timeout error status enable (in the interrupt status enable register) to prevent inadvertent time-out events. 0000 SD_CLK x 2^{13} 0001 SD_CLK x 2^{14} ..... 1110 SD_CLK x 2^{27} 1111 Reserved
15–8 SDCLKFS	SD clock (SD_CLK) frequency prescale select. This register is used to select the prescaler of the SD_CLK signal. The frequency of the SD clock is set based on SD_CLKF and DVS settings according to the following formula: SD clock frequency = (peripheral source clock frequency) / (SDCLKF x DVS) See Section 20.4.6, “SD Clock Generator” for more information about SD clock generation. Multiple bits in this field must not be set, or the behavior of the prescaler is undefined. 0x00 Base clock (10–63 MHz) divided by 1 0x01 Base clock divided by 2 0x02 Base clock divided by 4 0x04 Base clock divided by 8 0x08 Base clock divided by 16 0x10 Base clock divided by 32 0x20 Base clock divided by 64 0x40 Base clock divided by 128 0x80 Base clock divided by 256 (reset value) Other settings Reserved, not allowed

Table 20-17. System Control Register Field Descriptions (Continued)

Field	Description
7–4 DVS[3:0]	Frequency divisor. The frequency of the SD clock is set based on SDCLKF and DVS settings according to the following formula: SD clock frequency = (peripheral source clock frequency) / (SDCLKF x DVS) DVS provides a finer granularity for the available frequencies. Odd divisors are supported without deterioration of the duty cycle. See Section 20.4.6, “SD Clock Generator” for more information about SD clock generation. 0x0 Divide by 1 0x1 Divide by 2 ... 0xE Divide by 15 0xF Divide by 16
3 SDCLKEN	SD clock (SD_CLK) enable. The host controller stops SD_CLK when this bit is cleared. The SD_CLK frequency can only be changed when this bit is cleared. If the card inserted bit in the present state register is cleared, the host driver saves power by clearing this bit. 0 SD clock is stopped 1 SD clock is enabled
2 PEREN	Peripheral source clock (ipg_perclk) enable. When this bit is set, ipg_perclk is always active and no automatic gating is applied. In this case SD_CLK is active except during auto gating-off in case of buffer danger (pending underrun or overrun). When this bit is cleared, the ipg_perclk is automatically gated off when there is no transaction on the SD bus, and when none of the following conditions are met: • The cmd part is reset • Data part is reset • A soft reset • The cmd is about to be sent • Clock divisor is just updated • Continue request is just set • Card insertion is detected • Card removal is detected • Card external interrupt is detected • 80 clocks for initialization phase is ongoing Since this bit is only a feature-enabling bit, clearing this bit does not stop SD_CLK immediately. 0 ipg_perclk is internally gated off. 1 ipg_perclk is not automatically gated off and is active.

Table 20-17. System Control Register Field Descriptions (Continued)

Field	Description
1 HCKEN	Master clock (hclk) enable. If this bit is set, hclk is always active and no automatic gating is applied. When this bit is cleared, hclk is automatically off when no data transfer is active on the SD bus. 0 hclk is internally gated off 1 hclk is not automatically gated off
0 IPGEN	ipg_clk enable. If this bit is set, ipg_clk is always active and no automatic gating is applied. When this bit is cleared, the ipg_clk is internally gated off if none of the following conditions is met: • The cmd part is reset • Data part is reset • Soft reset • The cmd is about to be sent • Clock divisor is just updated • Continue request is just set • Card insertion is detected • Card removal is detected • Card external interrupt is detected • The ipg_perclk is not gated off (thus clearing this bit has no effect unless the PEREN bit is also cleared) 0 ipg_clk is internally gated off 1 ipg_clk is not automatically gated off

20.3.3.10 Interrupt Status Register (IRQSTAT)

An interrupt is generated when at least one of the status bits in this register is set to 1, and the corresponding interrupt enable bit is set in the interrupt signal enable register. All bits are write 1 to clear: writing zeros has no effect. More than one status bit can be cleared with a single register write.

Figure 20-13 shows the register. Table 20-18 describes the register fields.

Offset BASE +0030 (IRQSTAT) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	DMAE	0	0	0	AC12E	0	DEBE	DCE	DTOE	CIE	CEBE	CCE	CTOE
W				w1c				w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	CINT	CRM	CINS	BRR	BWR	DINT	BGE	TC	CC
W								w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-13. Interrupt Status Register (IRQSTAT)

Table 20-18. Interrupt Status Register Field Descriptions

Field	Description
31–29	Reserved, read as 0
28 DMAE	DMA error. This bit is set to 1, when some error occurs in the internal DMA data transfer. This error can be caused by either simple DMA or ADMA, depending on which DMA is in use. The value in DMA system address register is the next fetch address where the error occurs. Since any error corrupts the whole data block, the host driver re-starts the transfer from the corrupted block boundary. The address of the block boundary can be calculated either from the current DS_ADDR value or from the remaining number of blocks and the block size. 0 No DMA error 1 DMA error
27–25	Reserved, read as 0
24 AC12E	Auto CMD12 error. This bit is set to 1 when the eSDHC detects that one of the bits in the auto CMD12 error status register has changed from 0 to 1. This bit is set either when the errors in auto CMD12 occur, or when the auto CMD12 is not executed due to an error in the previous command. 0 No auto CMD12 error 1 Auto CMD12 error
23	Reserved, read as 0
22 DEBE	Data end bit error. Occurs either when the eSDHC detects 0 at the end bit position of read data, which uses the DAT line, or at the end bit position of the CRC. 0 No data end bit error 1 Data end bit error
21 DCE	Data CRC error. Occurs when detecting a CRC error when transferring read data, which uses the DAT line, or when detecting the write CRC status having a value other than 010. 0 No data CRC error 1 Data CRC error
20 DTOE	Data timeout error. Occurs when detecting one of following time-out conditions. • Busy time-out for R1b,R5b response types • Busy time-out after write CRC status • Read data time-out. 0 No data timeout error 1 Data timeout error
19 CIE	Command index error. Occurs if a command index error occurs in the command response. 0 No command index error 1 Command index error
18 CEBE	Command end bit error. Occurs when detecting that the end bit of a command response is 0. 0 No command end error 1 End bit error generated
17 CCE	Command CRC error. A command CRC error is generated in two cases. • If a CRC error is detected in the command response. In this case, the command timeout error bit in this register remains cleared (indicating no timeout) • If the eSDHC detects a CMD line conflict when the command is issued. This occurs when the eSDHC drives the CMD line to 1, but detects a 0 on the CMD line at the next SD_CLK edge. In this case, the eSDHC aborts the command (stops driving the CMD line), and sets the command timeout error bit in this register to 1. 0 No command CRC error 1 Command CRC error generated.

Table 20-18. Interrupt Status Register Field Descriptions (Continued)

Field	Description
16 CTOE	Command timeout error. This bit is set if no response is returned within 64 SD_CLK cycles from the end bit of the command. If the eSDHC detects a CMD line conflict this bit is set without waiting for 64 SD_CLK cycles (the command CRC error bit (CCE) bit is also set, as shown in Table 20-21). 0 No command timeout error 1 Command timeout error
15–9	Reserved, read as 0
8 CINT	Card interrupt. This status bit is set when an interrupt signal is detected from the external card. Wakeup is supported: in 1-bit mode, the eSDHC detects the card interrupt without the SD clock. In 4-bit mode, the card interrupt signal is sampled during the interrupt cycle, which may introducing some delay between the interrupt signal from the SDIO card and the interrupt to the host system. Writing 1 to this bit clears it, but if the interrupt factor from the SDIO card is not cleared then the bit is immediately set again. When CINT has been set to 1, it is the host driver's responsibility to clear the card interrupt signal enable bit in the interrupt signal enable register, so that the eSDHC stops driving the interrupt while it is being serviced. After the card interrupt service is completed, and the interrupt factors in the SDIO card have been reset, then the host driver can write 1 to clear this bit and set the card interrupt signal enable to 1. This causes the eSDHC to restart sampling the interrupt signal. 0 No card interrupt 1 Generate card interrupt
7 CRM	Card removal. This status bit is set if the card inserted bit in the present state register changes from 1 to 0. When writing 1 to this bit to clear it, the host driver is responsible to confirm the value of the card inserted bit in the present state register. This is necessary because it is possible for the card state to change while the host driver clears this bit, and the interrupt event may not be generated. When the CRM bit is cleared, if no card is inserted it is immediately set again: this can be prevented by clearing the card removal status enable bit in interrupt status enable register. 0 Card state unstable or inserted 1 Card removed
6 CINS	Card insertion. This status bit is set when the card inserted bit in the present state register changes from 0 to 1. When writing 1 to this bit to clear it, the host driver is responsible to confirm the value of the card inserted bit in the present state register. This is necessary because it is possible for the card state to change while the host driver clears this bit, and the interrupt event may not be generated. When the CIN bit is cleared, if a card is inserted it is immediately set again: this can be prevented by clearing the card inserted status enable bit in interrupt status enable register. 0 Card state unstable or removed 1 Card inserted
5 BRR	Buffer read ready. This status bit is set when the buffer read enable bit changes from 0 to 1. Refer to the buffer read enable bit in the present state register description for additional information. 0 Not ready to read buffer 1 Ready to read buffer
4 BWR	Buffer write ready. This status bit is set when the buffer write enable bit changes from 0 to 1. Refer to the buffer write enable bit in the present state register description for additional information. 0 Not ready to write buffer 1 Ready to write buffer:
3 DINT	DMA interrupt. Occurs only when the internal DMA (simple DMA or ADMA) finishes the data transfer successfully. When errors occur during data transfer, this bit is not set: the DMAE bit is set instead. 0 No DMA interrupt 1 DMA interrupt is generated

Table 20-18. Interrupt Status Register Field Descriptions (Continued)

Field	Description
2 BGE	Block gap event. If the stop at block gap request bit in the protocol control register is set to 1, this bit is set when a read or write transaction is stopped at a block gap. If the stop at block gap request is not set to 1, this bit is not set to 1. For read transactions, this bit is set at the falling edge of the DAT line active status signal (when the transaction is stopped at SD bus timing). Read wait must be supported in order to use this function. For write transactions, this bit is set at the falling edge of the write transfer active status signal (after getting CRC status at SD bus timing). 0 No block gap event 1 Transaction stopped at block gap
1 TC	Transfer complete. This bit is set when a read or write transfer is completed. For read transactions, this bit is set at the falling edge of the read transfer active status signal. There are two cases in which the transfer complete interrupt is generated: • When a data transfer is completed as specified by the data length (after the last data has been read to the host system). • When data has stopped at the block gap and completed the data transfer by setting the stop at block gap request bit in the Protocol Control register (after valid data has been read to the host system). For write transactions, this bit is set at the falling edge of the DAT line active status signal. There are two cases in which this interrupt is generated: • When the last data is written to the SD card as specified by the data length and the busy signal is released. • When data transfers are stopped at the block gap, by setting the stop at block gap request bit in the protocol control register, and the data transfers are completed. (after valid data is written to the SD card and the busy signal released). 0 Transfer not complete 1 Transfer complete
0 CC	Command complete. This bit is set when the end bit of the command response is received (except auto CMD12). This bit is set to 1 when the command inhibit (CMD) bit in the present state register is cleared. 0 Command not complete 1 Command complete

Table 20-19 shows the eSDHC status associated with different settings of the command timeout error and command complete bits.

Table 20-19. eSDHC Status for Command Timeout Error/Command Complete Bit Combinations

Command Complete Bit	Command Timeout Error Bit	eSDHC Status
0	0	—
0 or 1	1	Response not received within 64 SD_CLK cycles
1	0	Response received

Table 20-20 shows the eSDHC status associated with different settings of the transfer complete and the data timeout error bits.

Table 20-20. eSDHC Status for Data Timeout Error/Transfer Complete Bit Combinations

Transfer Complete Bit	Data Timeout Error Bit	eSDHC Status
0	0	—
0	1	Timeout occurred during transfer
1	0 or 1	Data transfer complete

Table 20-21 shows the eSDHC status associated with different settings of the command CRC error and command timeout error bits.

Table 20-21. eSDHC Status for Command CRC Error/Command Timeout Error Bit Combinations

Command CCR Error Bit	Command Timeout Error Bit	eSDHC Status
0	0	No error
0	1	Response timeout error
1	0	Response CRC error
1	1	CMD line conflict

20.3.3.11 Interrupt Status Enable Register (IRQSTATEN)

Setting bits in this register to 1 enables the corresponding interrupt status register bits to be set by the specified event. If any bit is cleared, the corresponding interrupt status bit is cleared and remains 0.

Figure 20-14 shows the register. Table 20-22 describes the register fields.

Offset BASE +0034 (IRQSTATEN) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	DMAESEN	0	0	0	AC12ESEN	0	DEBESEN	DCESEN	DTOESEN	CIESEN	CEBESEN	CCESEN	CTOESEN
W																
Reset	0	0	0	1	0	0	0	1	0	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	CINTSEN	CRMSEN	CINSSEN	BRRSEN	BWRSEN	DINTSEN	BGESEN	TCSEN	CCSEN
W																
Reset	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	1

Figure 20-14. Interrupt Status Enable Register (IRQSTATEN)

Table 20-22. Interrupt Status Enable Register Field Descriptions

Field	Description
31–29	Reserved, read as 0
28	DMA error status enable 0 Masked 1 Enabled
27–25	Reserved, read as 0
24 AC12ESEN	Auto CMD12 error status enable 0 Masked 1 Enabled
23	Reserved, read as 0
22 DEBESEN	Data end bit error status enable 0 Masked 1 Enabled
21 DCESEN	Data CRC error status enable 0 Masked 1 Enabled
20 DTOESEN	Data timeout error status enable 0 Masked 1 Enabled
19 CIESEN	Command index error status enable 0 Masked 1 Enabled
18 CEBESEN	Command end bit error status enable 0 Masked 1 Enabled
17 CCESEN	Command CRC error status enable 0 Masked 1 Enabled
16 CTOESEN	Command timeout error status enable 0 Masked 1 Enabled
15–9	Reserved, read as 0
8 CINTSEN	Card interrupt status enable. If this bit is set to 0, the eSDHC clears the interrupt request to the system. the card interrupt detection is stopped when this bit is cleared, and restarted when this bit is set to 1. The host driver is responsible to clear this bit before servicing interrupts, to prevent inadvertent interrupts. After servicing the interrupt, the host driver is responsible to set this bit to 1. 0 Masked 1 Enabled
7 CRMSEN	Card removal status enable 0 Masked 1 Enabled

Table 20-22. Interrupt Status Enable Register Field Descriptions (Continued)

Field	Description
6 CINSEN	Card insertion status enable 0 Masked 1 Enabled
5 BRRSEN	Buffer read ready status enable 0 Masked 1 Enabled
4 BWRSEN	Buffer write ready status enable 0 Masked 1 Enabled
3 DINTSEN	DMA interrupt status enable 0 Masked 1 Enabled
2 BGESEN	Block gap event status enable 0 Masked 1 Enabled
1 TCSEN	Transfer complete status enable 0 Masked 1 Enabled
0 CCSEN	Command complete status enable 0 Masked 1 Enabled

NOTE

Depending on the setting of the IABG bit in the protocol control register, eSDHC may be programmed to sample the card interrupt signal during the interrupt period and hold this value in the flip-flop. This can cause a delay between the assertion of the card interrupt signal and notification of the host system.

To detect a CMD line conflict, the host driver sets both the command timeout error status enable bit and the command CRC error status enable bit to 1.

20.3.3.12 Interrupt Signal Enable Register (IRQSIGEN)

This register is used to select the events which are signaled to the host system as interrupts (these status bits all share the same interrupt line). When a bit in this register is set to 1, then setting the corresponding interrupt status register bit to 1 generates an interrupt.

Figure 20-15 shows the register. Table 20-23 describes the register fields.

Offset BASE +0038 (IRQSIGEN) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	DMA EIEN	0	0	0	AC12 EIEN	0	DEBE IEN	DCEI EN	DTOE IEN	CIEIE N	CEBE IEN	CCEIE N	CTO EIEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	CINTI EN	CRMI EN	CINSI EN	BRRI EN	BWRI EN	DINTI EN	BGEI EN	TCIEN	CCI EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-15. Interrupt Signal Enable Register (IRQSIGEN)

Table 20-23. Interrupt Signal Enable Register Field Descriptions

Field	Description
31–29	Reserved, read as 0
28 DMAEIEN	DMA error interrupt enable 0 Masked 1 Enable
27–25	Reserved, read as 0
24 AC12EIEN	Auto CMD12 error interrupt enable 0 Masked 1 Enabled
23	Reserved, read as 0
22 DEBEIEN	Data end bit error interrupt enable 0 Masked 1 Enabled
21 DCEIEN	Data CRC error interrupt enable 0 Masked 1 Enabled
20 DTOEIEN	Data timeout error interrupt enable 0 Masked 1 Enabled

Table 20-23. Interrupt Signal Enable Register Field Descriptions (Continued)

Field	Description
19 CIEIEN	Command index error interrupt enable 0 Masked 1 Enabled
18 CEBEIEN	Command end bit error interrupt enable 0 Masked 1 Enabled
17 CCEIEN	Command CRC error interrupt enable 0 Masked 1 Enabled
16 CTOEIEN	Command timeout error interrupt enable 0 Masked 1 Enabled
15–9	Reserved, read as 0
8 CINTIEN	Card interrupt interrupt enable 0 Masked 1 Enabled
7 CRMIEN	Card removal interrupt enable 0 Masked 1 Enabled
6 CINIEN	Card insertion interrupt enable 0 Masked 1 Enabled
5 BRRIEN	Buffer read ready interrupt enable 0 Masked 1 Enabled
4 BWRIEN	Buffer write ready interrupt enable 0 Masked 1 Enabled
3 DINTIEN	DMA interrupt enable 0 Masked 1 Enabled
2 BGEIEN	Block gap event interrupt enable 0 Masked 1 Enabled
1 TCIEN	Transfer complete interrupt enable 0 Masked 1 Enabled
0 CCIEN	Command complete interrupt enable 0 Masked 1 Enabled

20.3.3.13 Auto CMD12 Error Status Register (AUTOC12ERR)

When the auto CMD12 error status bit in the status register is set to 1, the host driver checks this register to identify the source of auto CMD12 errors. This register is valid only when the auto CMD12 error status bit in the status register is set to 1.

Figure 20-16 shows the register. Table 20-24 describes the register fields.

Offset BASE +003C (AUTOC12ERR) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	CNIBAC12E	0	0	AC12IE	AC12CE	AC12EBE	AC12TOE	AC12NE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-16. Auto CMD12 Error Status Register (AUTOC12ERR)

Table 20-24. Auto CMD12 Error Status Register Field Descriptions

Field	Description
31–8	Reserved, read as 0
7 CNIBAC12E	Command not issued by auto CMD12 error. This bit is set to 1 when CMD_wo_DAT is not executed due to an auto CMD12 error (D04–D01) in this register. 0 No error 1 Not issued
6–5	Reserved, read as 0
4 AC12IE	Auto CMD12 index error. Indicates that a command index error occurred in response to a command. 0 No error 1 Error, the CMD index in response is not CMD12
3 AC12CE	Auto CMD12 CRC error. Indicates a CRC error in the command response. 0 No CRC error 1 CRC Error Met in auto CMD12 Response
2 AC12EBE	Auto CMD12 end bit error. indicates the end bit of command response is 0 which should be 1. 0 No error 1 End Bit Error Generated

Table 20-24. Auto CMD12 Error Status Register Field Descriptions (Continued)

Field	Description
1 AC12TOE	Auto CMD12 timeout error. Indicates that no response is returned within 64 SD_CLK cycles after the end bit of the command. If this bit is set to1, then the other error status bits (2–4) are not valid. 0 No error 1 Time out
0 AC12NE	Auto CMD12 not executed. This bit is set to 1 when the eSDHC cannot issue the auto CMD12 to stop a memory multi-block data transfer due to some error. In case the memory multi-block data transfer is not started due to a command error, this bit is not set because it is not necessary to issue an auto CMD12. If this bit is set to 1, other error status bits (1-4) have no meaning. 0 Executed 1 Not executed

Table 20-25 shows error types associated with different auto CMD12 CRC error and auto CMD12 command timeout error bit settings.

Table 20-25. Command CRC Error and Command Timeout Error Bit Settings and Error Types

Auto CMD12 CRC Error Bit	Auto CMD12 Timeout Error Bit	Type of Error
0	0	No error
0	1	Response timeout error
1	0	Response CRC error
1	1	CMD line conflict

When issuing auto CMD12 commands, the eSDHC sets bits in the auto CMD12 error status register according to the following steps:

1. Before issuing an auto CMD12 command, the eSDHC sets the auto CMD12 not executed bit (bit 0) of the auto CMD12 error status register if the auto CMD12 cannot be issued due to an error in the previous command.
2. If the auto CMD12 is issued, then the auto CMD12 not executed bit (bit 0) is cleared.
3. At the end bit of an auto CMD12 response, the eSDHC checks errors corresponding to bits 0–4 (AC12IE, AC12CE, AC12EBE, and AC12TOE) and sets the bit if the corresponding error is detected.
4. Before reading the command not issued by auto CMD12 error bit (bit 7) the eSDHC sets bit 7 to 1 if there is a command that cannot be issued, and clears bit 7 if there is no command to issue.

Auto CMD12 errors and writes to the command register are asynchronous. After an auto CMD12 command, bit 7 is sampled when the driver is not writing to the command register. The driver can avoid problems by setting the AC12E bit in the interrupt status register before reading this register. An auto CMD12 error interrupt is generated when one of the error bits (0–4) is set to 1. The command not issued by auto CMD12 error does not generate an interrupt.

20.3.3.14 Host Controller Capabilities Register (HOSTCAPBLT)

This register provides the host driver with information specific to the eSDHC implementation. The value in this register is the same as at power-on reset, and does not change during a software reset. Any write to this register is ignored.

Figure 20-17 shows the register. Table 20-26 describes the register fields.

Offset BASE +0040 (HOSTCAPBLT) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	VS18	VS30	VS33	SRS	DMAS	HSS	ADMAS	0	MBL[2:0]		
W																
Reset	0	0	0	0	0	1	1	1	1	1	1	1	0	0	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-17. Host Controller Capabilities Register (HOSTCAPBLT)

Table 20-26. Host Capabilities Register Field Descriptions

Field	Description
31–27	Reserved, read as 0
26 VS18	Voltage support 1.8V. This bit's setting depends on the host system ability. 0 1.8V not supported 1 1.8V supported
25 VS30	Voltage support 3.0 V. This bit's setting depends on the host system ability. 0 3.0 V not supported 1 3.0 V supported
24 VS33	Voltage support 3.3 V. This bit's setting depends on the host system ability. 0 3.3 V not supported 1 3.3 V supported
23 SRS	Suspend/Resume support. This bit indicates whether the eSDHC supports Suspend/Resume functionality. If this bit is 0, the Suspend and Resume mechanism, as well as the Read Wait, are not supported, and the host driver does not issue either Suspend or Resume commands. 0 Not supported 1 Supported
22 DMAS	DMA support. This bit indicates whether the eSDHC is capable of using the internal DMA to transfer data between system memory and the data buffer directly. 0 DMA not supported 1 DMA supported

Table 20-26. Host Capabilities Register Field Descriptions (Continued)

Field	Description
21 HSS	High-speed mode support. This bit indicates whether the eSDHC supports High-speed mode and the Host System can supply a SD clock frequency from 25 MHz to 50 MHz. 0 High-speed not supported 1 High-speed supported
20 ADMAS	ADMA support. This bit indicates whether the eSDHC supports the ADMA feature. 0 Advanced DMA not supported 1 Advanced DMA supported
19	Reserved, read as 0
18–16 MBL[2:0]	Maximum block length. This value indicates the maximum block size that the host driver can read and write to the eSDHC's buffer. The buffer transfers blocks up to this size without wait cycles. 000512 bytes 0011024 bytes 0102048 bytes 0114096 bytes
15–0	Reserved, read as 0

20.3.3.15 Watermark Level Register (WML)

This register configures watermark levels (FIFO thresholds) and burst lengths for write and read. Watermark levels can range from 1–128 words; burst lengths can range from 1–31 words.

Figure 20-18 shows the register. Table 20-27 describes the register fields.

Offset BASE +0044 (WML) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	WR_BRST_LEN[3:0]					WR_WML[7:0]							
W																
Reset	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	RD_BRST_LEN[3:0]					RD_WML[7:0]							
W																
Reset	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0

Figure 20-18. Watermark Level Register (WML)

Table 20-27. Watermark Level Register Field Descriptions

Field	Description
31–29	Reserved, read as 0
28–24 WR_BRST_LEN[4:0]	Write burst length. The number of words the eSDHC writes in a single burst. The write burst length must not exceed the write watermark level, and all bursts within a watermark level transfer are in back-to-back mode. This field resets to 01000. The field cannot be cleared: writing 0 to this field results in the reset value 01000. **Note:** Due to system restrictions, the actual burst length does not exceed 16.
23–16 WR_WML[7:0]	Write watermark level. The number of words used as the watermark level (FIFO threshold) in a DMA write operation. Also the number of words in a sequence of write bursts in back-to-back mode. The maximum legal value for the write watermark level is 127. The reset write watermark level is 16.
15–13	Reserved, read as 0
12–8 RD_BRST_LEN[4:0]	Read burst length. The number of words the eSDHC reads in a single burst. The read burst length must not exceed the read watermark level, and all bursts within a watermark level transfer are in back-to-back mode. This field resets to 01000. The field cannot be cleared: writing 0 to this field results in the reset value 01000. **Note:** Due to system restrictions, the actual burst length does not exceed 16.
7–0 RD_WML[7:0]	Read watermark level. The number of words used as the watermark level (FIFO threshold) in a DMA read operation. Also the number of words in a sequence of read bursts in back-to-back mode. The maximum legal value for the read watermark level is 127. The reset read watermark level is 16.

20.3.3.16 Force Event Register (FEVT)

The force event register is not a physically-implemented register, but rather an address where the interrupt status register can be written if the corresponding bit of the interrupt status enable register is set. Writing 1's to this register sets the corresponding bits in the interrupt status register. This register is a write-only register: reads always return zero. Writing zero to the register has no effect.

When writing to this register to change status bits in the interrupt status register, the driver is responsible to ensure that the ipg_clk is active by setting the IPGEN bit in the system control register.

Figure 20-19 shows the register. Table 20-28 describes the register fields.

Offset BASE +0050 (FEVT) Access: User write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	FEVTCINT			FEVTDMAE				FEVTAC12E		FEVTDEBE	FEVTDCE	FEVTDTOE	FEVTCIE	FEVTCEBE	FEVTCCE	FEVTCTOE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W									FEVTCNIBAC12E			FEVTAC12IE	FEVTAC12EBE	FEVTAC12CE	FEVTAC12TOE	FEVTAC12NE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-19. Force Event Register (FEVT)

Table 20-28. Force Event Register Field Descriptions

Field	Description
31 FEVTCINT	Force event card interrupt. Writing 1 to this bit generates a short low-level pulse on the internal DAT[1] line, as if a self clearing interrupt was received from the external card. If enabled, the CINT bit is set and the interrupt service routine responds to this interrupt as a normal interrupt from the external card. It is not necessary for he interrupt service routine to poll the card interrupt factor, since the interrupt is self cleared.
30–29	Reserved, read as 0
28 FEVTDMAE	Force Event DMA Error. Forces the DMAE bit of interrupt status register to be set
27–25	Reserved, read as 0
24 FEVTAC12E	Force event auto CMD12 error. Forces the AC12E bit of interrupt status register to be set
23	Reserved, read as 0

Table 20-28. Force Event Register Field Descriptions (Continued)

Field	Description
22 FEVTDEBE	Force event data end bit error. Forces the DEBE bit of interrupt status register to be set
21 FEVTDCE	Force event data CRC error. Forces the DCE bit of interrupt status register to be set
20 FEVTDTOE	Force event data time out error. Force the DTOE bit of interrupt status register to be set
19 FEVTCIE	Force event command index error. Forces the CCE bit of interrupt status register to be set
18 FEVTCEBE	Force event command end bit error. Forces the CEBE bit of interrupt status register to be set
17 FEVTCCE	Force event command CRC error. Forces the CCE bit of interrupt status register to be set
16 FEVTCCE	Force event command time out error. Forces the CTOE bit of interrupt status register to be set
15–8	Reserved, read as 0
7 FEVTCNIBAC12E	Force event command not executed by auto CMD12 error. Forces the CNIBAC12E bit in the Auto CMD12 Error Status Register to be set.
6–5	Reserved, read as 0
4 FEVTAC12IE	Force event auto CMD12 Index error. Forces the AC12IE bit in the auto CMD12 error status register to be set.
3 FEVTAC12EBE	Force event auto CMD12 end bit error. Forces the AC12EBE bit in the auto CMD12 error status register to be set.
2 FEVTAC12CE	Force event auto CMD12 CRC error. Forces the AC12CE bit in the auto CMD12 error status register to be set.
1 FEVTAC12TOE	Force event auto CMD12 time out error. Forces the AC12TOE bit in the auto CMD12 error status register to be set.
0 FEVTAC12NE	Force event auto CMD12 not executed. Forces the AC12NE bit in the auto CMD12 error status register to be set.

20.3.3.17 ADMA Error Status Register (ADMAES

When an ADMA error interrupt occurs, the ADMA error status (ADMAES) field in this register indicates the ADMA error state. To recover from the error, the ADMAES field together with the system address register can be used to determine the address of the error descriptor (see the ADMAES field description in Table 20-29).

In case of a write operation, the host driver should use the ACMD22 to get the number of the written blocks, rather than using this information, since unwritten data may exist in the host controller.

The host controller generates the ADMA error interrupt when it detects invalid descriptor data (Valid=0) in the ST_FDS state. The host driver can distinguish this error by reading the valid bit of the error descriptor.

Figure 20-20 shows the register. Table 20-29 describes the register fields

Offset BASE +0054 (ADMAES) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	ADMADCE	ADMALME	ADMAES[1:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 20-20. ADMA Error Status Register (ADMAES)

Table 20-29. ADMA Error Status Register Field Descriptions

Field	Description
31–4	Reserved, read as 0
3 ADMADCE	ADMA Descriptor Error. This error occurs when an invalid descriptor is fetched by ADMA: 0 No Error 1 Error

Table 20-29. ADMA Error Status Register Field Descriptions (Continued)

Field	Description
2 ADMALME	ADMA length mismatch error. This error occurs in the following two cases: • The block count enable bit (BCEN) in the transfer type register is set, and the total data length specified by the descriptor table is different from that specified by the block count and block size. • The BCEN bit is cleared, and the total data length is not a multiple of the block size 0 No error 1 Error
1–0 ADMAES	ADMA error state. This field indicates the state of the ADMA when an error has occurred during an ADMA data transfer. ADMAES settings and corresponding error states and ADMA system address register contents are shown in the following table. **Table 20-30.**

ADMAES Setting	ADMA Error State	ADMA System Address Register Contents
00	ST_STOP (stop DMA)	Holds the address of the next executable descriptor command
01	ST_FDS (fetch descriptor)	Holds the valid descriptor address
10	ST_CADR (change address)	No ADMA error is generated
11	ST_TFR (transfer data)	Holds the address of the next executable descriptor command

20.3.3.18 ADMA System Address Register (ADSADDR)

This register contains the physical system memory address used for ADMA transfers. Figure 20-21 shows the register. Table 20-32 describes the register fields.

Offset BASE +0058 (ADSADDR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	ADS_ADDR[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ADS_ADDR[15:0]														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 20-31.

Figure 20-21. ADMA System Address Register (ADSADDR)

Table 20-32. ADMA System Address Register Field Descriptions

Field	Description
31–2 ADS_ADDR[31:0]	ADMA system address. This register holds the address of the executing command word in the descriptor table. At the start of ADMA transfer, the host driver sets the start address of the descriptor table. The ADMA engine increments this register address ever y fetch of a descriptor command. When the ADMA is stopped at the block gap, this register indicates the address of the next executable descriptor command. When the ADMA error interrupt is generated, this register holds the valid descriptor address or the next executable descriptor command, depending on the ADMA state (see Table 20-29). The lower 2 bits of this register are tied to '0' so the ADMA address is always word aligned. This register supports dynamic address reflection: when the transfer complete (TC) bit is set in the interrupt status register it automatically alters the value of internal address counter, so software cannot change this register when TC bit is set. Additional software restrictions are listed in Section 20.7, "Software Restrictions."
1–0	Reserved, read as 0

20.3.3.19 Vendor Specific Register (VENDOR)

This register contains the vendor-specific control/status settings.

Figure 20-22 shows the register. Table 20-33 describes the register fields.

Offset BASE + 00C0 (VENDOR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	DBG_SEL[3:0]				INT_ST_VAL[7:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	VOLT_SEL	EXT_DMA_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 20-22. Vendor Specific Register (VENDOR)

Table 20-33. Vendor Specific Register Field Descriptions

Field	Description
31–28	Reserved, read as 0
27–24 DBG_SEL[3:0]	Debug select. Select the internal submodule to show its internal state value.

Table 20-33. Vendor Specific Register Field Descriptions (Continued)

Field	Description
23–16 INT_ST_VAL[7:0]	Internal state value. Internal state value, reflecting the corresponding state value selected by Debug Select field. This field is read-only and write to this field does not have effect.
15–2	Reserved, read as 0
1 VOLT_SEL	Voltage selection. Changes the value of output signal SD_VS, to control the voltage on the pins for an external card. A control circuit outside of the eSDHC is required to change the actual voltage on the pins. 0 Low voltage range (about 1.8 V) 1 High voltage range (about 3.0 V)
0 EXT_DMA_EN	External DMA request enable. Enables requests to external DMA. When the internal DMA (either simple DMA or advanced DMA) is not in use and this bit is set to 1, then the eSDHC sends out a DMA request when the internal buffer is ready. Clearing this bit disables the external DMA request: this can be useful in CPU polling mode. By default, this bit is set. 0 In any scenario, eSDHC does not send out external DMA request. 1 When internal DMA is not active, an external DMA request is sent out (reset value)

20.3.3.20 Host Controller Version (HOSTVER)

This register contains the vendor host controller version information. All bits are read-only with the same value as on power-on reset.

Figure 20-23 shows the register. Table 20-34 describes the register fields.

Offset BASE +00FC (HOSTVER) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	VVN[7:0]								SVN[7:0]							
W																
Reset	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1

Figure 20-23. Host Controller Version Register (HOSTVER)

Table 20-34. Host Controller Version Register Field Descriptions

Field	Description
31–16	Reserved, read as 0
15–8 VVN[7:0]	Vendor version number. These status bits are reserved for the vendor version number. The host driver does not use this status. 0x00 Freescale eSDHC Version 1.0 0x10 Freescale eSDHC Version 2.0 0x11 Freescale eSDHC Version 2.1 0x12 Freescale eSDHC Version 2.2 others) Reserved
7–0 SVN[7:0]	Specification version number. These status bits indicate the Host Controller Specification version. 0x01 SD Host Specification Version 2.0, supports test event register and ADMA. All others) Reserved

20.4 Functional Description

The following subsections provide a brief functional description of the major system blocks, including the data buffer, DMA AHB interface, register bank and IP bus interface, dual-port memory wrapper, data/command controller, clock and reset manager and clock generator.

20.4.1 Data Buffer

The eSDHC uses a configurable data buffer to optimize data transfer between the system bus (IP Bus or AHB bus) in the master clock (hclk) domain, and the SD card in the IP peripheral source clock (ipg_perclk) domain

Figure 20-24 shows the buffer scheme. The buffer is used as temporary storage for data being transferred between the host system and the card. The watermark levels for read and write are both configurable, from 1–128 words inclusive. The burst lengths for read and write are also configurable, from 1–16 words inclusive (the burst length field of the watermark level register can range from 1–31, but actual burst lengths greater than 16 are not supported).



Figure 20-24. eSDHC Buffer Scheme

20.4.1.1 Data Buffer Transfer Modes

There are three transfer modes to access the data buffer:

- External DMA mode
- CPU polling mode
- Internal DMA mode (includes simple and advanced DMA accesses)

These transfer modes are explained in the following subsections

20.4.1.1.1 External DMA Mode

External DMA uses the IP bus. Using external DMA requires that DMAEN bit in the transfer type register be cleared when the DMA request is sent.

For read operations, the eSDHC sends an external DMA request (by asserting the signal esdhc_dreq_b to 0) when the number of words received in the buffer meets or exceeds the read watermark value (RD_WML in the watermark level register). The request is immediately negated when there is an access on the buffer data port register. If the number of words in the buffer after the current burst still meets or exceeds RD_WML value, the DMA request is reasserted, with one idle cycle between successive requests.

Write operations in external DMA mode are similar to read operations, except the write watermark value WR_WML is used instead of RD_WML to determine whether there are sufficiently many empty words in the buffer before the eSDHC sends the external DMA request.

20.4.1.1.2 CPU Polling Mode

CPU polling mode is similar to external DMA mode in that it uses the IP bus, and requires the DMAEN bit in the transfer type register be cleared.

CPU polling mode requires that the BRRIEN bit be set to 1 in the interrupt signal enable register. It differs from external DMA mode in that rather than relying on an external DMA request the host driver polls the BRR bit in the interrupt status register, as follows:

For read operations, when the number of words received in the buffer meets or exceeds the read watermark value (RD_WML field in the watermark level register) the eSDHC sets the BRR bit in the interrupt status register to 1 (this occurs simultaneously with sending the external DMA request). The host driver is responsible to poll the BRR bit, and when it detects that BRR is set it reads the buffer data port register to fetch RD_WML words from the buffer.

Write operation in CPU polling mode requires setting the BWRIEN to 1 in the interrupt signal enable register. Write operations are similar to read operations, except that the write watermark level WR_WML is used instead of RD_WML to determine whether there are sufficiently many empty words in the buffer, and the BWR bit is polled instead of BRR.

20.4.1.1.3 Internal DMA Mode

Internal DMA accesses utilize the AHB bus, and requires that the DMAEN bit in the transfer type register be set to 1 when the DMA request is sent. Unlike external DMA or CPU polling mode, the external DMA request is never sent out.

Internal DMA Read Operations

For internal DMA read operations, when the number of words in the buffer meets or exceeds the watermark level (RD_WML field in the watermark level register) the internal DMA starts fetching data over the AHB bus. Except for INCR4 and INCR8 (for burst lengths 4 and 8, respectively), the burst type is always INCR mode, and the burst length depends on the shortest of following factors:

- Burst length, configured in the burst length field of the watermark level register
- Watermark level boundary
- Remaining number of words in the current block
- Data boundary, configured in the current descriptor (if the ADMA is active)
- 1 Kbyte address boundary defined in the AHB protocol

When internal DMA is used, if no error is encountered the eSDHC does not inform the system before the required number of bytes are transferred. When an error occurs during the data transfer, the eSDHC aborts the data transfer and abandon the current block. The host driver is responsible to read the contents of the DMA system address register to find the starting address of the abandoned data block. If the current data transfer is in multi block mode, the eSDHC does not automatically send CMD12, even though the AC12EN bit in the transfer type register is set. Instead, it is the host drivers responsibility to send CMD12 and restart the read operation from that address. It is recommended that a software reset for data be applied before the transfer is restarted after error recovery.

The eSDHC does not start data transmission until the number of words in the buffer meets or exceeds the read watermark level RD_WML. If the buffer is full and the host system does not read data in time, the eSDHC stops SD_CLK to avoid a data buffer overrun.

Internal DMA Write Operations

Write operations in internal DMA mode are similar to read operations, except that the write watermark level WR_WML is used to determine whether there are sufficiently many empty words in the buffer.The eSDHC does not start data transmission until the number of words set in the WR_WML register can be held in the buffer. If the buffer is empty and the host system does not write data in time, the eSDHC stops SD_CLK to avoid a data buffer under-run situation.

20.4.1.2 Data Addressing and Byte Ordering

Sequential and contiguous access is necessary to update the pointer address value correctly. Random or skipped access is not possible. On reset, byte ordering is set to little endian mode. The actually byte order is swapped inside the buffer according to the endian mode configured by software, as shown in Figure 20-25 and Figure 20-26. For a host write operation, byte order is swapped after data is fetched from the buffer and before it is sent to the SD bus. For a host read operation, byte order is swapped before the data is stored into the buffer.



Figure 20-25. Data Swap between System Bus and eSDHC Data Buffer in Byte Little Endian Mode



Figure 20-26. Data Swap Between System Bus and eSDHC Data Buffer in Half Word Big Endian Mode

20.4.1.3 Data Transfer Parameter Settings

In the eSDHC, the data buffer holds up to 127 4-byte words. The watermark levels for write and read can be configured from 1–127 words inclusive. For both read and write, the burst length, can be from 1–16 words inclusive (the burst length field in the watermark level ranges from 1–31, but actual burst lengths greater than 16 are not supported). The host driver is responsible to configure these values according to the system situation and requirements.

During a multi-block data transfer, the block size may be set to any value between 1 and 4096 bytes. However, additional restrictions may be imposed by the external card, which may not support large block sizes and/or partial block accesses.

For block size that are not multiples of four (that is, not word-aligned), the eSDHC requires stuff bytes at the end of each block (this is because the eSDHC treats each block individually). For example, if the block size is 7 bytes and the write is 12 blocks, the system side does 2 writes for each block, and the last byte for each block is discarded by eSDHC since it only sends 7 bytes to the card, then picks data from the following system write. Thus in this example there are 24 total beats required for the write.

20.4.1.3.1 Dividing Large Data Transfers

This SDIO command CMD53 definition limits the maximum data size of data transfers according to the following formula:

Max data size = Block size x Block count

The length of a multi-block transfer must be an integer multiple of the block size. If the total data length is not a multiple of the block size then there are two ways to transfer the data, depending on the function and the card design:

- The host driver splits the transaction, and fractional block portion of data is transferred using a second (single block) transfer.
- Dummy data is added to fill the last block. In this case, the card must manage the removal of the dummy data.

Figure 20-27 shows an example of a large data transfer using a WLAN SDIO card that only supports block sizes up to 64 bytes. In this case, 544 bytes are divided into eight 64-byte blocks plus 32 bytes, which are transferred using two separate CMD53 commands.



Figure 20-27. Example for Dividing Large Data Transfers

20.4.1.4 Data Transfer Parameters for External DMA Requests

[In external DMA transfer mode, since the DMA burst length cannot change during a data transfer it is necessary that the watermark level (read or write) must be a divisor of the block size (in word units): otherwise, transferring of the block may cause buffer underrun (for reads) or overrun (for writes). This implies for example that a block size of 512 bytes (128 words) requires that read and write watermark levels must be a power of two between 1 and 128 inclusive.

In CPU polling mode there are no such restrictions on the watermark levels, because the last access in the block transfer can be controlled by software. The watermark levels can even be larger than the block size (but no greater than 128 words). The actual number of bytes in each transfer is controlled by software, and does not exceed the block size.

Non-word–aligned block sizes are supported in CPU polling mode, as long as the card supports that block size. For example, the block size can be set at 31 bytes (if supported by the card), and the watermark level and burst length can take any allowed value. This is because the software transfers 8 words, and the eSDHC also sets the BRR or BWR bits (for reads or writes, respectively) when the remaining data satisfies watermark level conditions. Even though 8 words are transferred via the data port register, the eSDHC

transfers only 31 bytes over the SD bus, as required by the BLKSIZE bits. In data transfers with non-word aligned block sizes, the endian mode should be set carefully, or invalid data can be transferred to/from the card.

20.4.1.5 Data Transfer Parameters for Internal DMA Requests

Internal DMA data transfers are in block units, and the host driver is responsible to set the watermark level as the minimum remaining number of words remaining in a block following a series of burst transfers. For instance, consider a multi-block read with block size 31 bytes and burst length set to 6 (4-byte) words. After the first burst transfer, there are 7 (= 31 – 4*6) bytes remaining to be read from the first block: the remaining data occupies 2 words. The host driver sets the read watermark level as 2 words, so that another DMA request is sent if there are 2 or more words in the buffer (which might contain some data from the next block). The eSDHC reads 2 words out of the buffer, which include 7 valid bytes and 1 stuff byte.

The DMA burst length for the internal DMA engine can be from 1 to 16 words inclusive, just as in CPU polling mode. The actual burst length for the DMA depends on the smaller of the configured burst length and the remaining words of the current block. In the above example with block size 31 bytes and burst length set to 6, the actual burst lengths alternate between 6 and 2 words. The host driver is responsible to take this variable burst length into account. One option is to configure the burst length as a divisor of the block size, so that the burst length does not need to vary.

20.4.2 DMA AHB Interface

Figure 20-28 shows the DMA AHB interface block. The internal DMA AHB interface includes a DMA engine and the AHB master.



Figure 20-28. DMA AHB Interface Block

20.4.2.1 Internal DMA Requests

Internal DMA transfers are enabled by setting the DMAEN bit in the transfer type register. The external DMA request signal (esdhc_dreq_b) is disabled: however, the BRR and BWR bits in the interrupt status register are still valid, as long as the BRRSEN and BWRSEN bits have been set in the interrupt status

enable register. See Section 20.4.1.1.3, “Internal DMA Mode” for more details about internal DMA transfers.

If the watermark level requirement is met, the data buffer block sends a DMA request to the AHB interface. There is a delay in the internal DMA engine’s response that depends on the system AHB bus loading and the priority assigned to the eSDHC. The DMA engine does not respond to a request during burst transfers, but is ready to serve as soon as the burst is over. The data buffer negates the request after the buffer is accessed. Upon access to the buffer by internal DMA, the data buffer updates its internal buffer pointer, and if the watermark level requirement is satisfied another DMA request is sent.

20.4.2.2 AHB Master Interface

If the internal AHB DMA engine fails during the data transfer, the following actions occur:

- The DMA engine stops the transfer and goes to the idle state
- The internal data buffer stops accepting incoming data.
- The DMAE bit in the interrupt status register is set to inform the driver.

After the DMAE interrupt is received, the software sends a CMD12 to abort the current transfer and reads the DS_ADDR bits of the DMA system address register to get the starting address of the corrupted block. After the DMA error is fixed, the software applies a data reset and restarts the transfer from this address to recover the corrupted block.

20.4.2.3 ADMA Engine

The ADMA (Advanced DMA) transfer algorithm is defined in the SD Host Controller Standard. In contrast with simple DMA transfers, which generate a DMA interrupt at each page boundary so that the host driver can program a new system address, ADMA transfers define a programmable descriptor table in the system memory. The host driver can then calculate the system address at the page boundary and program the descriptor table before executing ADMA. This enables higher speed DMA transfers, because host intervention is not needed during long DMA-based data transfers.

The eSDHC implements two types of ADMA: ADMA1 and ADMA2. ADMA1 supports data transfers of 4-KB–aligned data in system memory. ADMA2 supports data transfers of any size from any location in system memory. ADMA1 and ADMA2 have different descriptor table formats, which are described in Section 20.4.2.3.1, “ADMA1 Descriptor Tables”.

The ADMA engine recognizes all descriptor types defined in the SD Host Controller Standard. The ADMA1 and ADMA2 descriptors are described in Section 20.4.2.3.1, “ADMA1 Descriptor Tables” and Section 20.4.2.3.2, “ADMA2 Descriptor Tables,” respectively.

20.4.2.3.1 ADMA1 Descriptor Tables

ADMA1 includes the following descriptor types:

- No operation (Nop): No operation is performed, pointer passes to the next descriptor
- Set data length (Set): Specifies data length for the next data transfer
- Transfer data (Tran): Initiates data transfer

- Link descriptor (Link): Links to the next descriptor in the table, at a non-consecutive location in system memory

Descriptors also contain interrupt, end, and valid/invalid flag bits which inform the ADMA engine of the descriptor's status.

Figure 20-29 shows the ADMA1 descriptor format. Table 20-35 describes the ADMA1 field settings corresponding to each descriptor type, and Table 20-36 describes the interrupt, end, and valid/invalid flag bits.

Figure 20-29. ADMA1 Descriptor Format

Address/Page Field		Address/Page Field		Attribute Fields					
31	12	11	6	5	4	3	2	1	0
Address or Data Length		000000		Act2	Act1	0	Int	End	Valid

Table 20-35. ADMA1 Descriptor Type Field Settings

Descriptor Type Abbreviation	Descriptor Type Name	Descriptor Field Settings			
		31:12 Address/Page	27:12 Address/Page	5 Act2	4 Act1
Nop	No Operation	Don't Care		0	0
Set	Set Data Length	0000	Data Length	0	1
Tran	Transfer Data	Data Address		1	0
Link	Link Descriptor	Descriptor Address		1	1

Table 20-36. ADMA1 Descriptor Flag Bit Descriptions

Flag Bit	Description
Int (Bit 2)	Int =1 generates a DMA interrupt when this descriptor is processed.
End (Bit 1)	End = 1 indicates current descriptor is the last one in the table.
Valid (Bit 0)	Valid =1 indicates the descriptor is effective. If Valid = 0, the ADMA engine generates an ADMA error interrupt and stops the ADMA.

Figure 20-30 shows the ADMA1 descriptor table structure and its accesses by the ADMA engine. Every Tran type descriptor triggers a data transfer, with data length specified by the most recent Set type descriptor. If there is no Set type descriptor after the previous Trans descriptor, the data length from the previous transfer is used. If no Set descriptor has been read, the data length is 0.



Figure 20-30. ADMA1 Descriptor Table and Access by the ADMA Engine

20.4.2.3.2 ADMA2 Descriptor Tables

ADMA2 includes the following descriptor types:

- No operation (Nop): No operation is performed, pointer passes to the next descriptor
- Reserved (Rsv): No operation is performed, passes to the next descriptor (same as Nop)
- Transfer data (Tran): Transfers data with address and length set in this descriptor line
- Link descriptor (Link): Links to the next descriptor in the table, at a non-consecutive location in system memory

Descriptors also contain interrupt, end and valid/invalid flag bits which inform the ADMA engine of the descriptor's status.

Figure 20-31 shows the ADMA2 descriptor format. Table 20-35 describes the ADMA2 Act*n* bit settings corresponding to each descriptor type, and Table 20-36 describes the interrupt, end, and valid/invalid flag bits.

Figure 20-31. ADMA2 Descriptor Format

Address Field		Length Field		Reserved		Attribute Fields					
63	32	31	16	15	06	05	04	03	02	01	00
32-bit address		16-bit length		0000000000		Act2	Act1	0	Int	End	Valid

Table 20-37. ADMA2 Descriptor Type Field Settings

Descriptor Type Abbreviation	Descriptor Type Name	Act*n* Bit Settings		Descriptor Operation
		5 Act2	4 Act1	
Nop	No Operation	0	0	No operation: read this line and go on to the next
Rsv	Reserved	0	1	No operation: read this line and go on to the next
Tran	Transfer data	1	0	Transfer data with address and length set in this descriptor line
Link	Link descriptor	1	1	Links to the next descriptor in the table, at a non-consecutive location in system memory

Table 20-38. ADMA2 Descriptor Flag Bit Descriptions

Flag Bit	Description
Int (Bit 2)	Int =1 generates a DMA interrupt when this descriptor is processed.
End (Bit 1)	End = 1 indicates current descriptor is the last one in the table.
Valid (Bit 0)	Valid =1 indicates the descriptor is effective. If Valid = 0, the ADMA engine generates an ADMA error interrupt and stops the ADMA.

Figure 20-32 shows the ADMA2 descriptor table structure and its accesses by the ADMA engine. The ADMA engine first processes the descriptor's lower 32 bits, before reading the upper 32 bits. If the Valid flag (bit 0) of the descriptor is 0, the upper 32 bits are ignored. The address field contains word-aligned addresses, so the lowest 2 bits are always set to 0. The data length is specified in bytes.

ADMA2 read/write operations are initiated by Tran descriptors, and use the data length and address specified in the descriptor itself.



Figure 20-32. ADMA2 Descriptor Table and Access by the ADMA Engine

20.4.2.3.3 ADMA Interrupts

If the Interrupt flag (bit 2) of a descriptor is set, the ADMA engine generates an interrupt according to descriptor type, as follows:

- Nop descriptor: interrupt is generated after the descriptor is fetched
- Rsv descriptor (ADMA2 only): interrupt is generated after the descriptor is fetched
- Set descriptor (ADMA1 only): interrupt is generated after the data length is set
- Tran descriptor: interrupt is generated after this transfer is completed
- Link descriptor: interrupt is generated after the new descriptor address is set.

20.4.2.3.4 ADMA Errors

The ADMA stops execution when the following errors are encountered:

- Descriptor error, generated when the valid flag in the descriptor is cleared. If an ADMA descriptor error occurs, no interrupt is generated, even if the Interrupt flag of this descriptor is set.
- AHB response error
- Data length mismatch error, generated under either of the following conditions:
  - The block count enable bit (BCEN) in the transfer type register is set, and the total data length specified by the descriptor table is different from that specified by the block count and block size.
  - The BCEN bit is cleared, and the total data length is not a multiple of the block size

20.4.3 Register Bank Access Via IP Bus Interface

The IP bus-accessible registers are contained in the register bank. Figure 20-33 is a block diagram of the register bank. Only 32-bit accesses are allowed, and no partial read/writes are supported. All accesses are word aligned (the lowest two address bits are tied to 0).



Figure 20-33. Register Bank Diagram

20.4.4 SD Protocol Unit

The SD protocol unit deals with all SD protocol affairs, and performs the following functions:

- Acts as the bridge between the internal buffer and the SD bus
- Sends command data as well as its argument serially
- Stores the serial response bit stream into corresponding registers
- Detects the bus state on the DAT[0] line
- Monitors interrupts from the SDIO card
- Asserts the read wait signal
- Gates off the SD clock when the buffer announces danger status
- Detects the write-protect state

The SD protocol unit consists of four submodules:

- SD transceiver
- SD clock and monitor
- Command agent
- Data agent

20.4.4.1 SD Transceiver

The transceiver is the main control submodule in the SD protocol unit. It consists of a finite state machine (FSM) and a control module, from which the control signals for the other three submodules are generated.

20.4.4.2 SD Clock and Monitor

This submodule monitors the signal level on all 8 data lines and the command lines, and directly routes the level values into the register bank. The driver can use these values for debug purposes.

This submodule detects the card detection (CD) line as well as the DAT[3] line. The transceiver reports the card insertion state according to the CD state, or the signal level on the DAT[3] line, when the D3CD bit in the protocol control register is set.

In addition this submodule detects the write protect (WP) line, and informs the register bank when the WP switch is on. When the WP switch is on, the register bank ignores commands involving a write operation.

If the internal data buffer is in danger of overrun or underrun, this submodule asserts the gates off the SD clock. The SD clock is gated on again when the system access of the buffer catches up.

This submodule also drives the LED control output signal (SD_LCTL) when the LCTL bit is set by the driver.

20.4.4.3 Command Agent

The command agent deals with the transactions on the CMD line. Figure 20-34 shows the command CRC shift register.



Figure 20-34. Command CRC Shift Register

The CRC polynomial for CMD is computed as follows:

$$\text{Generator polynomial: } G(x) = x^7 + x^3 + 1$$
$$M(x) = (\text{first bit}) * x^n + (\text{second bit}) * x^{n-1} + \ldots + (\text{last bit}) * x^0$$
$$CRC[6:0] = \text{Remainder } [(M(x) * x^7) / G(x)]$$

20.4.4.4 Data Agent

The data agent deals with the transactions on the eight data lines. This module also detects the busy state from the DAT[0] line, and generates the read wait state when requested by the transceiver.

The CRC polynomials for DAT are computed as follows:

$$\text{Generator polynomial: } G(x) = x^{16} + x^{12} + x^5 + 1$$
$$M(x) = (\text{first bit}) * x^n + (\text{second bit}) * x^{n-1} + \ldots + (\text{last bit}) * x^0$$
$$CRC[15:0] = \text{Remainder } [(M(x) * x^{16}) / G(x)]$$

20.4.5 Clock and Reset Manager Submodule (CRM)

The CRM controls all the reset signals within the eSDHC, which can be classified as four types:

- Hardware reset
- Software reset for all
- Software reset for the data part
- Software reset for the command part

Reset signals are fed into the CRM, and stable signals are generated inside the CRM to reset all other modules.

The CRM also monitors the activities of all other eSDHC submodules, supplies the clocks for them and (when enabled) automatically gates off the corresponding clocks. Clocks used by the eSDHC include IPG clock (ipg_clk), peripheral source clock (ipg_perclk), and master clock (hclk).

20.4.6 SD Clock Generator

The SD clock generator generates the SD clock (SD_CLK) signal from the peripheral source clock by dividing in two stages. Refer to Figure 20-35 for the structure of the divider.



Figure 20-35. Two Stages of the Clock Divider

The SD_CLK signal which is output from the clock divider drives the clocks for all submodules of the SD protocol unit, and for the sync FIFOs to synchronize with the data rate in the internal data buffer (see Figure 20-24).

The divider and prescaler values are determined by the DVS and the SDCLKF bits in the system control register. For example, if the peripheral source clock frequency (ipg_perclk) is 96 MHz, and the target SD_CLK frequency is 25 MHz, then choosing SDCLKF as 0x01 (divide by 2) and DVS as 0x1 (divide by 2) yields an SD_CLK frequency 24 MHz, which is the nearest frequency less than or equal to the target. Similarly, to obtain a SD_CLK frequency of 400 kHz, SDCLKF = 0x08 and DVS = 0xE yields the exact clock value of 400 kHz. The highest SD_CLK frequency is equal to the base clock's (peripheral source clock); the second highest frequency is base/2; the lowest frequency is base/4096. The ipg_perclk is about 96 MHz: the reset values of SDCLKFS and DVS correspond to divides of 256 and 1 respectively, so the SD clock frequency after reset is 375 kHz.

According to the SD Physical Specification Version 1.1 and the SDIO Card Specification Version 1.2, the maximum SD clock frequency is 50 MHz and must never exceed this limit.

If the peripheral source clock has duty cycle of 50% (which is usually true), then the duty cycle of SD_CLK is also 50%.

20.4.7 SDIO Card Interrupts

20.4.7.1 Interrupts in 1-Bit Mode

In 1-bit mode the DAT[1] signal is dedicated to providing the interrupt function. An interrupt is asserted by pulling DAT[1] low from the SDIO card, until the interrupt service routine clears the interrupt.

20.4.7.2 Interrupts in 4-Bit Mode

In 4-bit mode the interrupt and data line 1 share pin 8. To accommodate this sharing, the eSDHC treats pin 8 as an interrupt only during specified time intervals known as interrupt periods. At all other times, the level on pin 8, is treated as a data signal.

The definition of the interrupt period is different for single-block and multi-block data transfers:

- For single-block transfers, the interrupt period becomes active two clock cycles after the completion of a data packet. This interrupt period lasts until the card has received the end bit of the next command that has a data block transfer associated with it.

- For multi-block data transfers, the interrupt period is limited to two clock cycles, due to the limited time between blocks. The interrupt period begins two clocks after the end bit of the previous data block. During this 2-clock cycle interrupt period, if an interrupt is pending, the DAT[1] line is held low for one clock cycle with the last clock cycle pulling DAT[1] high. On completion of the interrupt period, the card releases the DAT[1] line into the high Z state. The eSDHC samples the DAT[1] during the interrupt period when the IABG bit in the protocol control register is set.

Refer to SDIO Card Specification v1.10f for further information about SDIO card interrupts.

20.4.7.3 Card Interrupt Handling

Before servicing a card interrupt, the host driver is responsible to clear the card interrupt interrupt enable (CINTIEN) bit in the interrupt signal enable register. This prevents inadvertent interrupts from occurring while the interrupt is being serviced. After all interrupt requests from the card are cleared, it is the host driver's responsibility to reset this bit to 1.

The SDIO status bit is cleared by resetting the SDIO interrupt. Writing to this bit would have no effects. In 1-bit mode, the eSDHC will detect the SDIO interrupt with or without the SD clock (to support wakeup). In 4-bit mode, the interrupt signal is sampled during the interrupt period, so there are some sample delays between the interrupt signal from the SDIO card and the interrupt to the Host System Interrupt Controller. When the SDIO status has been set, and the host driver needs to start the interrupt service routine, the SDIO bit in the Interrupt Control Register. of SDIO card will be cleared. This is required to clear the SDIO interrupt status latched in the eSDHC and to stop driving the interrupt signal to the System Interrupt Controller. The host driver must issue a CMD52 to clear the card interrupt. After completion of the card interrupt service, the SDIO interrupt enable bit is set to 1, and the eSDHC starts sampling the interrupt signal again.

Figure 20-36 shows the system's interrupt-handling features, and also shows a flowchart that summarizes the interrupt detection and handling procedure.



Figure 20-36. Card Interrupt-Handling Features and Card Interrupt-Detection and Handling Procedure

20.4.8 Card Insertion and Removal Detection

The eSDHC uses either the DAT[3] or the SD_CD signal to detect card insertion or removal. When there is no card on the MMC/SD bus, the DAT[3] is pulled to a low voltage level by default. When any card is inserted to or removed from the socket, the eSDHC detects the logic value changes on the DAT[3] pin and generates an interrupt. Whether DAT[3] signal is used for card detection or not, the SD_CD pin must be connected for card detection. It may be implemented by a GPIO. The SD_CD pin is always used as a reference for card detection. If either the DAT[3] or SD_CD signal reports card inserted, the eSDHC informs the host system that a card is inserted and an interrupt is sent if it is enabled.

20.4.9 Power Management and Wakeup Events

The eSDHC offers a power management feature: by clearing the PEREN, HCKEN or IPGEN bits in the system control register, the peripheral source clock, master clock, or IPG clocks are gated in the low position to the eSDHC. For maximum power saving, the user can disable all the clocks to the eSDHC when no operation is in progress.

Before the software disables the host clock, it should ensure that all of the following conditions have been met:

- No read or write transfer is active
- Data and command lines are not active
- No interrupts are pending
- The internal data buffer is empty

Even when the system is in low power mode and the clocks to the eSDHC are disabled, there are some events for which the clocks must be enabled to handle the event. There are three events (denoted as wakeup events or wakeup interrupts) that can be used to wake up the eSDHC by re-enabling the clocks, even if there are no clocks enabled. These three wakeup interrupts are:

- Card removal interrupt
- Card insertion interrupt
- Interrupt from the SDIO card

In order to enable these interrupts to wake up the eSDHC, the corresponding wakeup enabled bits need to be set in the protocol control register, before the CPU enters sleep mode. See Section 20.3.3.8, “Protocol Control Register (PROCTL)” for more details.

20.5 Initialization/Application Information

All communication between system and cards is controlled by the host. See Section 20.6, “MMC/SD/SDIO/CE-ATA Card Commands for a complete list of the commands that the host can issue. There are two types of commands:

- Broadcast commands are intended for all cards: examples include “GO_IDLE_STATE”, “SEND_OP_COND”, “ALL_SEND_CID” and so on. In broadcast mode, all cards are in open-drain mode to avoid bus contention.
- Addressed commands can be issued after the broadcast command CMD3 has been sent, causing the cards to enter standby mode. In standby mode, the CMD and DAT I/O pads are in push-pull mode, which provides the driving capability for maximum frequency operation.

20.5.1 Command Send and Response Receive Basic Operation

The following pseudocode indicates the procedure for sending a command to the card(s). The data type WORD here denotes unsigned 32-bit integer.

```
send_command(cmd_index, cmd_arg, other requirements)
{
WORD wCmd; // 32-bit integer to make up the data to write into transfer type register, it is
recommended to implement in a bit-field manner
wCmd = (<cmd_index> & 0x3f) >> 24; // set the first 8 bits as ‘00’+<cmd_index>
set CMDTYP, DPSEL, CICEN, CCCEN, RSTTYP, DTDSEL accorind to the command index;
if (internal DMA is used) wCmd |= 0x1;
if (multi-block transfer) {
        set MSBSEL bit;
        if (finite block number) {
                set BCEN bit;
```

```
                if (auto12 command is to use) set AC12EN bit;
        }
}
write_reg(CMDARG, <cmd_arg>); // configure the command argument
write_reg(XFERTYP, wCmd); // set transfer type register as wCmd value to issue the command
}
wait_for_response(cmd_index)
{
while (CC bit in IRQ Status register is not set); // wait until Command Complete bit is set
read IRQ Status register and check if any error bits are set
if (any error bits are set) report error;
write 1 to clear CC bit and all Command Error bits;
}
```

In this example the function wait_for_response is implemented by means of polling for the sake of simplicity. For an effective and formal way, the response is checked after the command complete interrupt is received. By doing this, the corresponding interrupt status bits are verified.

In some scenarios, a response timeout is expected after a command is issued. For example, after the host issues a CMD3 command and all cards enter the standby state, then when CMD2 is sent the cards send no response to the host. The host driver is responsible to deal with these ‘fake’ errors.

20.5.2 Card Identification Mode

When a card is inserted into the socket, or when the card is reset by the host, the host is responsible for performing a sequence of operations on the card including the following:

- Card detection (when the card is inserted) or card reset (when the card is reset by the host)
- Voltage validation (also determines whether the card is MMC, SD, SDIO, or CE-ATA)
- Card registration (including card identification and determination of relative card address (RCA))

20.5.2.1 Card Detection

Figure 20-37 shows a flowchart for the detection of MMC, SD and SDIO cards using the eSDHC.



Figure 20-37. Flow Diagram for Card Detection

20.5.2.2 Reset

There are three types of resets involving the eSDHC:

- Hardware reset (card and host), which is driven by POR (power on reset)
- Software reset (host only). There are three types of software reset, which are effected by writes to bits in the system controller register as follows:
  - — Setting the RSTD bit to 1 resets the data part of the eSDHC
  - — Setting the RSTC bit to 1 resets the command part of the eSDHC
  - — Setting the RSTA bit to 1 resets all parts of the eSDHC.
- Card reset (Card Only). The command, “Go_Idle_State” (CMD0), is the software reset command for all types of MMC, SD Memory, and CE-ATA cards. This command sets each card into the idle state regardless of the current card state. For SD I/O Cards, CMD52 is used to write an I/O reset in the CCCR. The cards are initialized with a default relative card address (RCA=0x0000) and with a default driver stage register setting (lowest speed, highest driving current capability).

After the card is reset, the host is responsible to validate the voltage range of the card. See Figure 20-38 for a pseudocode to reset both the eSDHC and the card.

For CE-ATA devices that support ATA mode, two CMD39 commands should be issued back-to-back to the ATA control register before issuing CMD0 to reset the MMC layer. The first CMD39 has the SRST bit set to one, and the second has the SRST bit cleared.



Figure 20-38. Flowchart for Reset of the eSDHC and SD I/O Card

```
software_reset()
{
set_bit(SYSCTRL, RSTA); // software reset the host
set DTOCV and SDCLKFS bit fields to get the SD_CLK of frequency around 400kHz
configure IO pad to set the power voltage of external card to around 3.0V
poll bits CIHB and CDIHB bits of PRSSTAT to wait both bits are cleared
set_bit(SYSCTRL, INTIA); // send 80 clock ticks for card to power up
send_command(CMD_GO_IDLE_STATE, <other parameters>); // reset the card with CMD0
or send_command(CMD_IO_RW_DIRECT, <other parameters>);
}
```

20.5.2.3 Voltage Validation

The voltage validation procedure is designed to provide a mechanism to identify and reject cards which do not match the Vdd range(s) desired by the host.

A card’s supported minimum and maximum values for Vdd are defined in the card’s operating conditions register (OCR). The supported range may not cover the maximum allowed voltage range specified in the card specification. Cards that store the card identification (CID) and card-specific data (CSD) in preloaded memory are only able to communicate this information under data transfer Vdd conditions: so if the host and card have non-overlapping Vdd ranges, then the card is not able to complete the identification cycle, nor is it be able to send CSD data.

Voltage validation makes use of the special commands listed in Table 20-39 as follows:

- The host can send a command in Table 20-39 with the desired Vdd voltage window as operand. Then cards of the corresponding type that cannot perform the data transfer in the specified range disqualify themselves from further bus operations, and go into the inactive state.
- Alternatively, the host can send a command in Table 20-39 and omits the voltage range in the command. By this means the host can query each card and determine the common voltage range before sending out-of-range cards into the inactive state. This query can be used to enable the host to select a common voltage range, or to enable notification of the system when an unusable card is detected in the stack.

Table 20-39. Voltage Validation Commands for Different Card Types

Card Type	Command Name	CMD #
MMC, CE-ATA	Send_Op_Cont	CMD1
SD	SD_Send_Op_Cont	ACMD41
SDIO	IO_Send_Op_Cont	CMD5

The following pseudocode outlines the voltage validation procedure when a card is inserted:

```
voltage_validation(voltage_range_argument)
{
label the card as UNKNOWN;
send_command(IO_SEND_OP_COND, 0x0, <other parameters are omitted>); // CMD5, check SDIO
operating voltage, command argument is zero
if (RESP_TIMEOUT != wait_for_response(IO_SEND_OP_COND)) { // SDIO command is accepted
        if (0 < number of IO functions) {
                label the card as SDIO;
                IORDY = 0;
                while (!(IORDY in IO OCR response)) { // set voltage range for each IO function
                        send_command(IO_SEND_OP_COND, <voltage range>, <other parameter>);
                        wait_for_response(IO_SEND_OP_COND);
                } // end of while ...
        } // end of if (0 < ...
        if (memory part is present inside SDIO card) Label the card as SDCombo; // this is an
SD-Combo card
} // end of if (RESP_TIMEOUT ...
if (the card is labelled as SDIO card) return; // card type is identified and voltage range is
set, so exit the function;
send_command(APP_CMD, 0x0, <other parameters are omitted>); // CMD55, Application specific CMD
prefix
if (no error calling wait_for_response(APP_CMD, <...>) { // CMD55 is accepted
        send_command(SD_APP_OP_COND, <voltage range>, <...>); // ACMD41, to set voltage range
for memory part or SD card
        wait_for_response(SD_APP_OP_COND); // voltage range is set
        if (card type is UNKNOWN) label the card as SD;
        return; //
} // end of if (no error ...
else if (errors other than time-out occur) { // command/response pair is corrupted
        deal with it by program specific manner;
} // of else if (response time-out
else { // CMD55 is refused, it must be MMC card or CE-ATA card
        if (card is already labelled as SDCombo) { // change label
                re-label the card as SDIO;
                ignore the error or report it;
                return; // card is identified as SDIO card
        } // of if (card is ...
        send_command(SEND_OP_COND, <voltage range>, <...>);
        if (RESP_TIMEOUT == wait_for_response(SEND_OP_COND)) { // CMD1 is not accepted, either
                label the card as UNKNOWN;
                return;
        } // of if (RESP_TIMEOUT ...
        if (check for CE-ATA signature succeeded) { // the card is CE-ATA
                store CE-ATA specific info from the signature;
                label the card as CE-ATA;
```

```
        } // of if (check for CE-ATA ...
        else label the card as MMC;
} // of else
}
```

The host detects a CE-ATA device by issuing a CMD 60 to check for a CE-ATA signature, after completing all other MMC voltage validation and identification steps. If the device responds to CMD 60 with the CE-ATA signature, then a CE-ATA device has been found.

It is possible that the CE-ATA device does not support the ATA mode, so the driver cannot issue ATA command to the device. In order to check this, the driver queries the EXT_CSD register byte 504 (S_CMD_SET) in the MMC register space. If the ATA bit (bit 4) is set, then ATA commands are supported, and the driver sets the ATA bit (bit 4) of the EXT_CSD register byte 191 (CMD_SET) to activate the ATA command set for use. To choose the ATA command set, the driver issues CMD6.

20.5.2.4 Card Identification and Registration

The card identification and registration process establishes a relative card address (RCA), which is used to address the card for future data transfer operations. The registration processes for different card types are described in Section 20.5.2.4.1, “Card Identification and Registration for MMC Cards,” Section 20.5.2.4.2, “Card Registration for SD, SDIO, and SD Combo Cards,” and Section 20.5.2.4.3, “Card Identification and Registration for CE-ATA Cards” respectively. A pseudocode which outlines the entire registration process is given in Section 20.5.2.4.4, “Card Registration Pseudocode”.

20.5.2.4.1 Card Identification and Registration for MMC Cards

For MMC cards, the relative card address (RCA) is set by the host. The procedure for identifying the cards and setting their RCAs is described below.

Card identification mode for MMC cards uses a clock frequency of less than 400 kHz and a power voltage greater than 2.7 V. The process begins in open-drain mode: the open-drain driver stages on the CMD line allow parallel card operation during card identification. The host sends the following sequence of commands:

1. After the bus is activated, the host broadcasts a CMD1 command requesting the cards to send their valid operating conditions. The response to CMD1 is the “wired OR” operation on the condition restrictions of all cards in the system. Incompatible cards are sent into the inactive state.
2. The host then broadcasts an All_Send_CID (CMD2) command, asking all cards for their unique card identification (CID) number. All unidentified cards (in ready state) simultaneously start sending their CID numbers serially, while bitwise monitoring their outgoing bit stream. Those cards, whose outgoing CID bits do not match the corresponding bits on the command line in any one of the bit periods stop sending their CID immediately, and must wait for the next identification cycle. Since the CID is unique for each card, only one card can successfully send its full CID to the host. This card then goes into the identification state.
3. Next, the host issues a point-to-point Set_Relative_Addr command (CMD3) to assign to the card a relative card address (RCA). Once the RCA is received, the card state changes to the standby state, and the card does not participate in further identification cycles. The card’s output driver switches from open-drain to push-pull.

4. The host repeats steps 2 and 3 above until the host sends a CMD2 which times out, signifying the completion of the identification process.

20.5.2.4.2 Card Registration for SD, SDIO, and SD Combo Cards

For SD, SDIO, and SD Combo cards, the RCA is published by the cards at the host's request. The procedure for identifying the cards and setting their RCAs is described below.

Card identification mode for SD cards uses a clock frequency of less than 400 kHz and a power voltage greater than 2.7 V (as defined in the SD card specification). The CMD line output drivers are in push-pull mode. The host sends the following sequence of commands:

1. After the bus is activated, the host broadcasts a ACMD41 (for SD) or CMD5 (for SDIO) command to all new cards in the system, requesting them to send their valid operating conditions. The card responds by sending the contents of its operating conditions register. Incompatible cards are put into the inactive state.
2. The host then broadcasts an All_Send_CID (CMD2) command, asking all cards for their unique card identification (CID) number. All unidentified cards (in ready state) simultaneously start sending their CID numbers serially, while bitwise monitoring their outgoing bit stream. Those cards, whose outgoing CID bits do not match the corresponding bits on the command line in any one of the bit periods stop sending their CID immediately, and must wait for the next identification cycle. Since the CID is unique for each card, only one card can successfully send its full CID to the host. This card then goes into the identification state.
3. Next, the host issues Send_Relative_Addr (CMD3), requesting the card to publish a new relative card address (RCA) that is shorter than the CID. Once the RCA is received, the card changes its state to the standby state. At this point, if the host wants the card to have an alternative RCA number, it may ask the card to publish a new number by sending another Send_Relative_Addr command to the card. The last published RCA is the actual RCA of the card.
4. The host repeats steps 2 and 3 above until the host sends a CMD2 which times out, signifying the completion of the identification process.

20.5.2.4.3 Card Identification and Registration for CE-ATA Cards

CE-ATA operation has the same interface as MMC cards. However, CE-ATA devices are connected in a point-to-point manner, and no RCA is needed. All data communications in card identification mode use the command line (CMD) only. See CE-ATA Digital Protocol, Revision 1.1 for more details.

CE-ATA enters the tran state after reset is completed.

20.5.2.4.4 Card Registration Pseudocode

The following pseudocode outlines the card registration process for all cards (corresponding to steps 2 through 4 in the procedures shown in Section 20.5.2.4.1, "Card Identification and Registration for MMC Cards" and Section 20.5.2.4.2, "Card Registration for SD, SDIO, and SD Combo Cards").

```
card_registry()
{
do { // decide RCA for each card until response time-out
        if(card is labelled as SDCombo or SDIO) { // for SDIO card like device
```

```
                send_command(SET_RELATIVE_ADDR, 0x00, <...>); // ask SDIO card to publish its
RCA
                retrieve RCA from response;
        } // end if (card is labelled as SDCombo ...
        else if (card is labelled as SD) { // for SD card
                send_command(ALL_SEND_CID, <...>);
                if (RESP_TIMEOUT == wait_for_response(ALL_SEND_CID)) break;
                send_command(SET_RELATIVE_ADDR, <...>);
                retrieve RCA from response;
        } // else if (card is labelled as SD ...
        else if (card is labelled as MMC or CE-ATA) { // treat CE-ATA as MMC
                send_command(ALL_SEND_CID, <...>);
                rca = 0x1; // arbitrarily set RCA, 1 here for example, this RCA is also the
relative address to access the CE-ATA card
                send_command(SET_RELATIVE_ADDR, 0x1 << 16, <...>); // send RCA at upper 16
bits
        } // end of else if (card is labelled as MMC ...
} while (response is not time-out);
}
```

20.5.3 Card Accesses

This section describes write, read, suspend/resume, and ADMA card accesses.

20.5.3.1 Block Write

Normal writes and writes with pause are described in Section 20.5.3.1.1, “Normal Write” and Section 20.5.3.1.2, “Write With Pause,” respectively.

20.5.3.1.1 Normal Write

During a block write (CMD24–27, CMD60, CMD61), one or more blocks of data are transferred from the host to the card with a CRC appended to the end of each block by the host. If the CRC fails, the card indicates the failure on the DAT line. The transferred data is discarded and not written, and all further transmitted blocks (in multi-block write mode) is ignored.

If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed (CSD parameter WRITE_BLK_MISALIGN is not set, and the CE-ATA card does not support partial block write, either), the card detects the block misalignment error and aborts the programming before the beginning of the first misaligned block. The card sets the ADDRESS_ERROR error bit in the status register, while ignoring all further data transfer, waits in the Receive-data-State for a stop command. For a CE-ATA card, check the CE-ATA card specification for its behavior in block misalignment. The write operation is also aborted if the host tries to write over a write protected area.

For MMC and SD cards, programming of the CID and CSD registers does not require a previous block size setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in ROM, then this unchangeable part must match the corresponding part of the receive buffer. If this match fails, then the card reports an error and not change any register contents.

Different cards may require long and unpredictable periods of time to write a block of data. After receiving a block of data and completing the CRC check, the card begins writing and holds the DAT line low if its

write buffer is full and unable to accept new data from a new WRITE_BLOCK command. The host may poll the status of the card with a SEND_STATUS command (CMD13) or other means for SDIO and CE-ATA cards at any time, and the card responds with its status. The responded status indicates whether the card can accept new data or whether the write process is still in progress. The host may deselect the card by issuing a CMD7 (to select a different card) to place the card into the Standby State and release the DAT line without interrupting the write operation. When re-selecting the card, it reactivates the busy indication by pulling DAT to low if the programming is still in progress and the write buffer is unavailable.

The software flow to write to a card incorporates the internal DMA and the write operation is a multi-block write with the Auto CMD12 enabled. For the other two methods (by means of external DMA or CPU polling status) with different transfer methods, the internal DMA parts should be removed and the alternative steps should be straightforward.

The software flow to write to a card is described below:

1. Check the card status, wait until the card is ready for data.
2. Set the card block length/size:
   a) For SD/MMC cards, use SET_BLOCKLEN (CMD16)
   b) For SDIO cards or the I/O portion of SDCombo cards, use IO_RW_DIRECT (CMD52) to set the I/O Block Size bit field in the CCCR register (for function 0) or FBR register (for functions 1–7)
   c) For CE-ATA cards, configure bits 1~0 in the scrControl register
3. Set the eSDHC block size register to be the same as the block size set for the card in Step 2.
4. Set the eSDHC number block register (NOB), nob is 5 (for instance).
5. Disable the buffer write ready interrupt, configure the DMA settings and enable the eSDHC DMA when sending the command with data transfer. The AC12EN bit should also be set.
6. Wait for the transfer complete interrupt.
7. Check the status bit to see if a write CRC error occurred, or some another error, that occurred during the auto12 command sending and response receiving.

20.5.3.1.2 Write With Pause

The write operation can be paused during the transfer. Instead of stopping the SD_CLK at any time to pause all the operations, which is also inaccessible to the host driver, the driver can set the SABGREQ bit in the Protocol Control register to pause the transfer between the data blocks. As there is no time-out condition during a write operation to the data blocks, a write to all types of cards can be paused in this way, and if the DAT0 line is not required to negate to release the busy state, no suspend command is needed.

Like in the flow described in Section 20.5.3.1.1, “Normal Write,” the write with pause is shown with the same kind of write operation:

1. Check the card status, wait until card is ready for data.
2. Set the card block length/size:
   a) For SD/MMC, use SET_BLOCKLEN (CMD16)

b) For SDIO cards or the I/O portion of SDCombo cards, use IO_RW_DIRECT(CMD52) to set the I/O Block Size bit field in the CCCR register (for function 0) or FBR register (for functions 1–7)

c) For CE-ATA cards, configure bits 1:0 in the scrControl register

3. Set the eSDHC block size register to be the same as the block size set for the card in Step 2.
4. Set the eSDHC number block register (NOB), nob is 5 (for instance).
5. Disable the buffer write ready interrupt, configure the DMA settings and enable the eSDHC DMA when sending the command with data transfer. The AC12EN bit should also be set.
6. Set the SABGREQ bit.
7. Wait for the transfer complete interrupt.
8. Clear the SABGREQ bit.
9. Check the status bit to see if a write CRC error occurred.
10. Set the CREQ bit to continue the write operation.
11. Wait for the transfer complete interrupt.
12. Check the status bit to see if a write CRC error occurred, or some another error, that occurred during the auto12 command sending and response receiving.

The number of blocks left during the data transfer is accessible by reading the contents of the BLKCNT field in the Block Attribute register. The data transfer and the setting of the SABGREQ bit are concurrent, and the delay of the register read and writing, the actual number of blocks left may not be exactly the value read earlier. The driver reads the value of BLKCNT after the transfer is paused and the transfer complete interrupt is received.

It is also possible the last block has begun when the stop at block gap request is sent to the buffer. In this case, the next block gap is actually the end of the transfer. These types of requests are ignored and the driver should treat this as a non-pause transfer and deal with it as a common write operation.

When the write operation is paused, the data transfer inside the Host System is not stopped, and the transfer is active until the data buffer is full. Because of this (if not needed), it is recommended to avoid using the Suspend Command for the SDIO card. This is because when such a command is sent, the eSDHC thinks the System switches to another function on the SDIO card, and flush the data buffer. The eSDHC takes the Resume Command as a normal command with data transfer, and it is left for the driver to set all the relevant registers before the transfer is resumed. If there is only one block to send when the transfer is resumed, the MSBSEL and BCEN bits of the transfer type register are set as well as the AC12EN bit. However, the eSDHC automatically sends a CMD12 to mark the end of the multi-block transfer.

20.5.3.2 Block Read

Normal reads and reads with pause are described in Section 20.5.3.2.1, “Normal Read” and Section 20.5.3.2.2, “Read with Pause,” respectively.

20.5.3.2.1 Normal Read

For block reads, the basic unit of data transfer is a block whose maximum size is stored in areas defined by the corresponding card specification. A CRC is appended to the end of each block, ensuring data

transfer integrity. The CMD17, CMD18, CMD53, CMD60, CMD61, and so on, can initiate a block read. After completing the transfer, the card returns to the Transfer State. For multi-block read, data blocks is continuously transferred until a stop command is issued.

The software flow to read from a card incorporates the internal DMA, and the read operation is a multi-block read with the Auto CMD12 enabled. For the other two methods (by means of external DMA or CPU polling status) with different transfers, the internal DMA parts should be removed and the alternative steps should be straightforward.

The software flow to read from a card is described below:

1. Check the card status, wait until card is ready for data.
2. Set the card block length/size:
   a) For SD/MMC, use SET_BLOCKLEN (CMD16)
   b) For SDIO cards or the I/O portion of SDCombo cards, use IO_RW_DIRECT(CMD52) to set the I/O Block Size bit field in the CCCR register (for function 0) or FBR register (for functions 1–7)
   c) For CE-ATA cards, configure bits 1:0 in the scrControl register
3. Set the eSDHC block size register to be the same as the block size set for the card in Step 2.
4. Set the eSDHC number block register (NOB), nob is 5 (for instance).
5. Disable the buffer read ready interrupt, configure the DMA settings and enable the eSDHC DMA when sending the command with data transfer. The AC12EN bit should also be set:
6. Wait for the transfer complete interrupt.
7. Check the status bit to see if a read CRC error occurred, or some another error, occurred during the auto12 command sending and response receiving.

20.5.3.2.2 Read with Pause

The read operation is not generally able to pause. Only the SDIO card (and SDCombo card working under I/O mode) supporting the read wait feature can pause during the read operation. If the SDIO card supports read wait (SRW bit in CCCR register is 1), the driver can set the SABGREQ bit in the protocol control register to pause the transfer between the data blocks. Before setting the SABGREQ bit, make sure the RWCTL bit in the protocol control register is set, otherwise the eSDHC does not assert the read wait signal during the block gap and data corruption occurs. It is recommended to set the RWCTL bit once the Read Wait capability of the SDIO card is recognized.

As in the flow described in Section 20.5.3.2.1, “Normal Read,” the read with pause is shown with the same kind of read operation:

1. Check the SRW bit in the CCR register on the SDIO card to confirm the card supports read wait.
2. Set the RWCTL bit.
3. Check the card status and wait until the card is ready for data.
4. Set the card block length/size:
   a) For SD/MMC, use SET_BLOCKLEN (CMD16)

b) For SDIO cards or the I/O portion of SDCombo cards, use IO_RW_DIRECT(CMD52) to set the I/O Block Size bit field in the CCCR register (for function 0) or FBR register (for functions 1–7)

c) For CE-ATA cards, configure bits 1~0 in the scrControl register

5. Set the eSDHC block size register to be the same as the block size set for the card in Step 2.
6. Set the eSDHC number block register (NOB), nob is 5 (for instance).
7. Disable the buffer read ready interrupt, configure the DMA setting and enable the eSDHC DMA when sending the command with data transfer. The AC12EN bit should also be set
8. Set the SABGREQ bit.
9. Wait for the transfer complete interrupt.
10. Clear the SABGREQ bit.
11. Check the status bit to see if read CRC error occurred.
12. Set the CREQ bit to continue the read operation.
13. Wait for the transfer complete interrupt.
14. Check the status bit to see if a read CRC error occurred, or some another error, occurred during the auto12 command sending and response receiving.

Like the write operation, it is possible to meet the ending block of the transfer when paused. In this case, the eSDHC ignores the stop at block gap request and treat it as a command read operation.

Unlike the write operation, there is no remaining data inside the buffer when the transfer is paused. All data received before the pause is transferred to the host system. Whether the Suspend command is sent or not, the internal data buffer is not flushed.

If the Suspend command is sent and the transfer is later resumed by means of a Resume command, the eSDHC takes the command as a normal one accompanied with data transfer. It is left for the driver to set all the relevant registers before the transfer is resumed. If there is only one block to send when the transfer is resumed, the MSBSEL and BCEN bits of the transfer type register are set, as well as the AC12EN bit. However, the eSDHC automatically sends the CMD12 to mark the end of multi-block transfer.

20.5.3.3 Suspend/Resume Operations

The eSDHC supports suspend and resume operations for SDIO cards, although the implementation of suspend is slightly different than that suggested in the SDIO Card Specification.

20.5.3.3.1 Suspend Operation

After setting the SABGREQ bit, the host driver may send a Suspend command to switch to another function of the SDIO card. The eSDHC does not monitor the content of the response, so it doesn't know if the Suspend command succeeded or not. Accordingly, it does not negate read wait for a read pause. To solve this problem, the driver first sends the command as if it were a normal command (CMDTYP = 01). After the command succeeds, and the BS bit is set to 1 in the response, the driver then sends another command marked as Suspend to inform the eSDHC that the current transfer is suspended. The following sequence is used for the Suspend operation:

1. Set the SABREQ bit to pause the current data transfer at block gap.

2. After the BGE bit is set, send the Suspend command to suspend the active function. The CMDTYP bit field is set as 0b00.
3. Check the BS bit of the CCCR in the response. If it is set, repeat this step until the BS bit is cleared or abandon the Suspend operation according to the driver strategy.
4. Send another normal I/O command to the suspended function. The CMDTYP of this command must be 0b01, to inform the eSDHC that the paused operation has successfully suspended. If the paused transfer is a read operation, the eSDHC stops driving DAT2 and goes to the idle state.
5. Save the context registers in the system memory for later use, including the DMA system address register (for internal DMA operation), and the block attribute register.
6. Begin operation for another function on the SDIO card.

20.5.3.3.2 Resume Operation

Data transfer is resumed following a Suspend command according to the following procedure:

1. Resume the suspended function by restoring the context register with the value saved in step #5 of the Suspend operation (see Section 20.5.3.3.1, “Suspend Operation”).
2. Send the Resume command. In the transfer type register, all bit fields are set to the value as if this were another ordinary data transfer, instead of a transfer resume (except the CMDTYP field is set to 0b10).
3. If the Resume command has responded, the data transfer is resumed.

20.5.3.4 ADMA Usage

To use the ADMA in a data transfer, the host driver prepares the correct descriptor chain prior to sending the read/write command. The steps to accomplish this are:

1. Create a descriptor to set the data length that the current descriptor group is about to transfer. The data length must be a multiple of the block size.
2. Create another descriptor to transfer the data from the address setting in this descriptor. The data address must be at a page boundary (4 KB address aligned).
3. If necessary, create a Link descriptor containing the address of the next descriptor. The descriptor group is created in steps 1–3.
4. Repeat steps 1–3 until all descriptors are created.
5. In the last descriptor, set the End flag to 1 and make sure the total length of all descriptors match the product of the block size and block number configured in the block attribute register.
6. Set the ADMA system address register to the address of the first descriptor and set the DMAS field in the protocol control register to 01 to select the ADMA.
7. Issue a write or read command with the DMAEN bit set to 1 in the transfer type register.

Steps 1–5 are independent of step 6, so step 6 can finish before steps 1–5. Regarding the descriptor configuration, it is recommended not to use the Link descriptor as it requires extra system memory access.

20.5.3.5 Handling of Transfer Errors

20.5.3.5.1 CRC Error

It is possible at the end of a block transfer, that a write CRC status error or read CRC error occurs. For this type of error the last block received is discarded. This is because the integrity of the data block is not guaranteed. It is recommended to discard the following data blocks and re-transfer the block from the corrupted one. For a multi-block transfer, the host driver issues a CMD12 to abort the current process and start the transfer by a new data command. In this scenario, even if AC12EN and BCEND bits are set, the eSDHC does not automatically send a CMD12 because the last block is not transferred. On the other hand, if it is within the last block that the CRC error occurs, an Auto CMD12 is sent by the eSDHC. In this case, the driver resends or reobtains the last block with a single-block transfer.

20.5.3.5.2 Internal DMA Error

During the data transfer with internal simple DMA, if the DMA engine encounters some error on the AHB bus, the DMA operation is aborted and DMA error interrupt is sent to the Host System. When acknowledged by such an interrupt, the driver calculates the start address of data block in which the error occurs. The start address can be calculated by either of the following methods:

1. Read the DMA system address register. The error occurs during the previous burst. Taking the block size, the previous burst length and the start address of the next burst transfer into account, it is straightforward to obtain the start address of the corrupted block.
2. Read the BLKCNT field of the block attribute register. By the number of blocks left, the total number of blocks to transfer, the start address of transfer, and the size of each block, the start address of the corrupted block can be obtained. When the BCEN bit is not set, the contents of the block attribute register do not change, so this method does not work.

When a DMA error occurs, it is recommended to abort the current transfer by means of a CMD12 (for multi block transfer), apply a reset for data, and restart the transfer from the corrupted block to recover from the error.

20.5.3.5.3 ADMA Error

There are 3 types of ADMA errors: AHB transfer, invalid descriptor, and data length mismatch. Whenever these errors occur, the DMA transfer stops and the corresponding error status bit is set. For acknowledging the status, the host driver should recover the error as shown below and retransfer from the place of interruption.

1. AHB transfer error—Such errors can occur during data transfer or descriptor fetch. For either scenario, it is recommended to retrieve the transfer context, reset for the data part and retransfer the block that was corrupted, or the next block if no block is corrupted.
2. Invalid descriptor error—For such errors, it is recommended to retrieve the transfer context, reset for the data part and recreate the descriptor chain from the invalid descriptor and issue a new transfer. As the data to transfer now may be less than the previous setting, the data length configured in the new descriptor chain should match the new value.

3. Data length mismatch error—Recovery from data length mismatch is similar to recovery from an invalid descriptor error. The host driver polls relating registers to retrieve the transfer context, applies a reset for the data part, configures a new descriptor chain, and makes another transfer if there is data left. As in the case of invalid descriptor error, the data length must match the new transfer.

20.5.3.5.4 Auto CMD12 Error

If the AC12EN bit is set when a multi-block data transfer is initiated by the data command, then the eSDHC automatically sends a CMD12 to the card to stop the transfer after the last block of the transfer is sent or received. It is recommended that the driver respond to errors in the auto CMD12 command as follows:

1. If the error is an auto CMD12 response timeout (indicated by bit 1 of the auto CMD12 error status register (AUTOC12ERR), then it is not certain whether the command has been accepted by the card or not. In this case, the driver can clear the AUTOC12ERR status bits and resend the CMD12 until it is accepted by the card.
2. Auto CMD12 response CRC error (indicated by bit 3 of AUTOC12ERR). Since the card responds to CMD12, the card aborts the transfer. In this case, the driver can ignore the error and clear the error status bit.
3. Auto CMD12 conflict error or not sent. The CMD12 command is not sent. In this case, the driver can send a CMD12 manually.

20.5.3.6 Card Interrupts

The external cards can inform the host controller by means of some special signals. For the SDIO card, it can be the low level on the DAT[1] line during some special period. For the CE-ATA card, it can be a pulse on the CMD line to inform the host controller that the command and its response is finished, and it is possible that some additional external interrupt behaviors are defined. The eSDHC only monitors the DAT[1] line and supports the SDIO interrupt.

When the SDIO interrupt is captured by the eSDHC, and the host system is informed by the eSDHC asserting the eSDHC interrupt line, the interrupt service from the host driver is called.

As the interrupt factor is controlled by the external card, the interrupt from the SDIO card must be serviced before the CINT bit is cleared by writing 1. Refer to Section 20.4.7.3, “Card Interrupt Handling” for the card interrupt handling flow.

20.5.4 Switch Function

MMC cards transferring data at bus widths other than 1-bit is a new feature added to the MMC spec. High-speed timing mode for all card devices, is also a recent addition to the various card specifications. To enable these new features in cards of different types the host driver issues commands as follows:

- For MMC cards (and CE-ATA over MMC interface), the high-speed mode is queried by a CMD8 and enabled by a CMD6 (with the mnemonic symbol SWITCH). 4-bit and 8-bit MMC bus widths are also enabled by SWITCH commands, but with a different argument.

- For SD cards, the high-speed mode is queried and enabled by a CMD6 (with the mnemonic symbol SWITCH_FUNC).
- For SDIO cards, the high-speed mode is enabled by writing the EHS bit in the CCCR register after the SHS bit is confirmed.

These new functions can be disabled by a software reset. For SDIO cards this can be done by setting the RES bit in the CCCR register. For other cards, it can be accomplished by issuing a CMD0. This method of restoring the normal mode is not recommended because a complete identification process is needed before the card is ready for data transfer.

The following subsections provide pseudocodes for enabling/disabling high-speed mode for various card types, and for setting MMC bus width. For the sake of simplicity, the pseudocodes do not show current capability check, which is recommended in the function switch process.

20.5.4.1 Query, Enable and Disable SDIO High-Speed Mode

```
enable_sdio_high_speed_mode(void)
{
send CMD52 to query bit SHS at address 0x13;
if (SHS bit is ‘0’) report the SDIO card does not support high-speed mode and return;
send CMD52 to set bit EHS at address 0x13 and read after write to confirm EHS bit is set;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of around 50MHz;
(data transactions like normal peers)
}
disable_sdio_high_speed_mode(void)
{
send CMD52 to clear bit EHS at address 0x13 and read after write to confirm EHS bit is cleared;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of the desired value below 25MHz;
(data transactions like normal peers)
}
```

20.5.4.2 Query, Enable and Disable SD High-Speed Mode

```
enable_sd_high_speed_mode(void)
{
set BLKCNT field to 1 (block), set BLKSIZE field to 64 (bytes);
send CMD6, with argument 0xFFFFF1 and read 64 bytes of data accompanying the R1 response;
wait data transfer done bit is set;
check if the bit 401 of received 512 bit is set;
if (bit 401 is ‘0’) report the SD card does not support high-speed mode and return;
send CMD6, with argument 0x80FFFFF1 and read 64 bytes of data accompanying the R1 response;
check if the bit field 379~376 is 0xF;
if (the bit field is 0xF) report the function switch failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of around 50MHz;
(data transactions like normal peers)
}
disable_sd_high_speed_mode(void)
{
set BLKCNT field to 1 (block), set BLKSIZE field to 64 (bytes);
send CMD6, with argument 0x80FFFFF0 and read 64 bytes of data accompanying the R1 response;
check if the bit field 379~376 is 0xF;
```

```
if (the bit field is 0xF) report the function switch failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of the desired value below 25MHz;
(data transactions like normal peers)
}
```

20.5.4.3 Query, Enable and Disable MMC High-Speed Mode

```
enable_mmc_high_speed_mode(void)
{
send CMD9 to get CSD value of MMC;
check if the value of SPEC_VER field is 4 or above;
if (SPEC_VER value is less than 4) report the MMC does not support high-speed mode and return;
set BLKCNT field to 1 (block), set BLKSIZE field to 512 (bytes);
send CMD8 to get EXT_CSD value of MMC;
extract the value of CARD_TYPE field to check the 'high-speed mode' in this MMC is 26MHz or
52MHz;
send CMD6 with argument 0x1B90100;
send CMD13 to wait card ready (busy line released);
send CMD8 to get EXT_CSD value of MMC;
check if HS_TIMING byte (byte number 185) is 1;
if (HS_TIMING is not 1) report MMC switching to high-speed mode failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of around 26MHz or 52MHz according to the CARD_TYPE;
(data transactions like normal peers)
}
disable_mmc_high_speed_mode(void)
{
send CMD6 with argument 0x2B90100;
set BLKCNT field to 1 (block), set BLKSIZE field to 512 (bytes);
send CMD8 to get EXT_CSD value of MMC;
check if HS_TIMING byte (byte number 185) is 0;
if (HS_TIMING is not 0) report the function switch failed and return;
change clock divisor value or configure the system clock feeding into eSDHC to generate the
card_clk of the desired value below 20MHz;
(data transactions like normal peers)
}
```

20.5.4.4 Set MMC Bus Width

```
change_mmc_bus_width(void)
{
send CMD9 to get CSD value of MMC;
check if the value of SPEC_VER field is 4 or above;
if (SPEC_VER value is less than 4) report the MMC does not support multiple bit width and return;
send CMD6 with argument 0x3B70x00; (8-bit, x=2; 4-bit, x=1; 1-bit, x=0)
send CMD13 to wait card ready (busy line released);
(data transactions like normal peers)
}
```

20.5.5 ADMA Operation

Pseudocodes for ADMA1 and ADMA2 operation are provided in Section 20.5.5.1, "ADMA1 Operation" and Section 20.5.5.2, "ADMA2 Operation" respectively.

20.5.5.1 ADMA1 Operation

```
Set_adma1_descriptor
{
      if (to start data transfer) {
          // Make sure the address is 4KB align.
          Set ‘Set’ type descriptor;
          {
               Set Act bits to 01;
               Set [31:12] bits data length (byte unit);
          }
          Set ‘Tran’ type descriptor;
          {
               Set Act bits to 10;
               Set [31:12] bits address (4KB align);
          }
      }
      else if (to fetch descriptor at non-continuous address) {
          Set Act bits to 11;
          Set [31:12] bits the next descriptor address (4KB align);
      }
      else { // other types of descriptor
          Set Act bits accordingly
      }
      if (this descriptor is the last one) {
          Set End bit to 1;
      }
      if (to generate interrupt for this descriptor) {
          Set Int bit to 1;
      }
      Set Valid bit to 1;
}
```

20.5.5.2 ADMA2 Operation

```
Set_adma2_descriptor
{
      if (to start data transfer) {
          // Make sure the address is 32-bit boundary (lower 2-bit are always '00').
          Set higher 32-bit of descriptor for this data transfer initial address;
          Set [31:16] bits data length (byte unit);
          Set Act bits to '10';
      }
      else if (to fetch descriptor at non-continuous address) {
          Set Act bits to '11';
          // Make sure the address is 32-bit boundary (lower 2-bit are always set to '00').
          Set higher 32-bit of descriptor for the next descriptor address;
      }
      else { // other types of descriptor
          Set Act bits accordingly
      }
      if (this descriptor is the last one) {
          Set 'End' bit '1';
      }
      if (to generate interrupt for this descriptor) {
          Set 'Int' bit '1';
      }
```

```
      Set the 'Valid' bit to '1';
}
```

20.6 MMC/SD/SDIO/CE-ATA Card Commands

There are four kinds of commands defined to control MultiMediaCards:

- Broadcast commands (bc), which elicit no response from the cards
- Broadcast commands with response (bcr), which elicit responses from all cards simultaneously
- Addressed (point-to-point) commands (ac), which do not involve data transfer on the DAT lines
- Addressed (point-to-point) data transfer commands (adtc), which involve data transfer

Table 20-40 lists commands for MMC/SD/SDIO/CE-ATA cards. Refer to the corresponding specifications for more details about these commands.

Table 20-40. Commands for MMC/SD/SDIO/CE-ATA Cards

CMD INDEX	Type	Argument	Response	Abbreviation	Description
CMD0	bc	[31:0] stuff bits	—	GO_IDLE_STATE	Resets all MMC and SD memory cards to idle state.
CMD1	bcr	[31:0] OCR without busy	R3	SEND_OP_COND	Asks all MMC and SD Memory cards in idle state to send their operation conditions register contents in the response on the CMD line.
CMD2	bcr	[31:0] stuff bits	R2	ALL_SEND_CID	Asks all cards to send their CID numbers on the CMD line.
CMD3[1]	ac	[31:6] RCA [15:0] stuff bits	R1 R6 (SDIO)	SET/SEND_RELATIVE_ADDR	Assigns relative address to the card.
CMD4	bc	[31:0] DSR [15:0] stuff bits	—	SET_DSR	Programs the DSR of all cards.
CMD5	bc	[31:0] OCR without busy	R4	IO_SEND_OP_COND	Asks all SDIO cards in idle state to send their operating conditions register contents in the response on the CMD line.
CMD6[2]	adtc	[31] Mode 0: Check function 1: Switch function [30:8] Reserved for function groups 6 ~ 3 (All 0 or 0xFFFF) [7:4] Function group1 for command system [3:0] Function group2 for access mode	R1	SWITCH_FUNC	Checks switch ability (mode 0) and switch card function (mode 1). Refer to “SD Physical Specification V1.1” for more details.

Table 20-40. Commands for MMC/SD/SDIO/CE-ATA Cards (Continued)

CMD INDEX	Type	Argument	Response	Abbreviation	Description
CMD6[3]	ac	[31:26] Set to 0 [25:24] Access [23:16] Index [15:8] Value [7:3] Set to 0 [2:0] Cmd Set	R1b	SWITCH	Switches the mode of operation of the selected card or modifies the EXT_CSD registers. Refer to “The MultiMediaCard System Specification Version 4.0 Final draft 2” for more details.
CMD7	ac	[31:6] RCA [15:0] stuff bits	R1b	SELECT/DESELECT_CARD	Toggles a card between the standby and transfer states or between the programming and disconnect states. In both cases, the card is selected by its own relative address and gets deselected by any other address. Address 0 deselects all.
CMD8	adtc	[31:0] stuff bits	R1	SEND_EXT_CSD	The card sends its EXT_CSD register as a block of data, with a block size of 512 bytes.
CMD9	ac	[31:6] RCA [15:0] stuff bits	R2	SEND_CSD	Addressed card sends its card-specific data (CSD) on the CMD line.
CMD10	ac	[31:6] RCA [15:0] stuff bits	R2	SEND_CID	Addressed card sends its card-identification (CID) on the CMD line.
CMD11	adtc	[31:0] data address	R1	READ_DAT_UNTIL_STOP	Reads data stream from the card, starting at the given address, until a STOP_TRANSMISSION follows.
CMD12	ac	[31:0] stuff bits	R1b	STOP_TRANSMISSION	Forces the card to stop transmission.
CMD13	ac	[31:6] RCA [15:0] stuff bits	R1	SEND_STATUS	Addressed card sends its status register.
CMD14	Reserved				
CMD15	ac	[31:6] RCA [15:0] stuff bits	—	GO_INACTIVE_STATE	Sets the card to inactive state in order to protect the card stack against communication breakdowns.
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	Sets the block length (in bytes) for all following block commands (read and write). Default block length is specified in the CSD.
CMD17	adtc	[31:0] data address	R1	READ_SINGLE_BLOCK	Reads a block of the size selected by the SET_BLOCKLEN command.
CMD18	adtc	[31:0] data address	R1	READ_MULTIPLE_BLOCK	Continuously transfers data blocks from card to host until interrupted by a stop command.
CMD19	Reserved				

Table 20-40. Commands for MMC/SD/SDIO/CE-ATA Cards (Continued)

CMD INDEX	Type	Argument	Response	Abbreviation	Description
CMD20	adtc	[31:0] data address	R1	WRITE_DAT_UNTIL_STOP	Writes data stream from the host, starting at the given address, until a STOP_TRANSMISION follows.
CMD21-23	Reserved				
CMD24	adtc	[31:0] data address	R1	WRITE_BLOCK	Writes a block of the size selected by the SET_BLOCKLEN command.
CMD25	adtc	[31:0] data address	R1	WRITE_MULTIPLE_BLOCK	Continuously writes blocks of data until a STOP_TRANSMISSION follows.
CMD26	adtc	[31:0] stuff bits	R1	PROGRAM_CID	Programming of the card identification register. This command is issued only once per card. The card contains hardware to prevent this operation after the first programming. Normally this command is reserved for the manufacturer.
CMD27	adtc	[31:0] stuff bits	R1	PROGRAM_CSD	Programming of the programmable bits of the CSD.
CMD28	ac	[31:0] data address	R1b	SET_WRITE_PROT	If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card specific data (WP_GRP_SIZE).
CMD29	ac	[31:0] data address	R1b	CLR_WRITE_PROT	If the card provides write protection features, this command clears the write protection bit of the addressed group.
CMD30	adtc	[31:0] write protect data address	R1	SEND_WRITE_PROT	If the card provides write protection features, this command asks the card to send the status of the write protection bits.
CMD31	Reserved				
CMD32	ac	[31:0] data address	R1	TAG_SECTOR_START	Sets the address of the first sector of the erase group.
CMD33	ac	[31:0] data address	R1	TAG_SECTOR_END	Sets the address of the last sector in a continuous range within the selection of a single sector to be selected for erase.
CMD34	ac	[31:0] data address	R1	UNTAG_SECTOR	Removes one previously selected sector from the erase selection.
CMD35	ac	[31:0] data address	R1	TAG_ERASE_GROUP_START	Sets the address of the first erase group within a range to be selected for erase.

Table 20-40. Commands for MMC/SD/SDIO/CE-ATA Cards (Continued)

CMD INDEX	Type	Argument	Response	Abbreviation	Description
CMD36	ac	[31:0] data address	R1	TAG_ERASE_GROUP_END	Sets the address of the last erase group within a continuous range to be selected for erase.
CMD37	ac	[31:0] data address	R1	UNTAG_ERASE_GROUP	Removes one previously selected erase group from the erase selection.
CMD38	ac	[31:0] stuff bits	R1b	ERASE	Erase all previously selected sectors.
CMD39	ac	[31:0] RCA [15] register write flag [14:8] register address [7:0] register data	R4	FAST_IO	Used to write and read 8-bit (register) data fields. The command addresses a card, and a register, and provides the data for writing if the write flag is set. The R4 response contains data read from the address register. This command accesses application dependent registers which are not defined in the MMC standard.
CMD40	bcr	[31:0] stuff bits	R5	GO_IRQ_STATE	Sets the system into interrupt mode.
CMD41	Reserved				
CDM42	adtc	[31:0] stuff bits	R1b	LOCK_UNLOCK	Used to set/reset the password or lock/unlock the card. The size of the data block is set by the SET_BLOCK_LEN command.
CMD43~51	Reserved				
CMD52	ac	[31:0] stuff bits	R5	IO_RW_DIRECT	Access a single register within the total 128k of register space in any I/O function.
CMD53	ac	[31:0] stuff bits	R5	IO_RW_EXTENDED	Accesses a multiple I/O register with a single command. Allows the reading or writing of a large number of I/O registers.
CMD54	Reserved				
CMD55	ac	[31:16] RCA [15:0] stuff bits	R1	APP_CMD	Indicates to the card that the next command is an application specific command rather that a standard command.
CMD56	adtc	[31:1] stuff bits [0]: RD/WR	R1b	GEN_CMD	Used either to transfer a data block to the card or to get a data block from the card for general purpose / application specific commands. The size of the data block is set by the SET_BLOCK_LEN command.
CMD57~59	Reserved				

Table 20-40. Commands for MMC/SD/SDIO/CE-ATA Cards (Continued)

CMD INDEX	Type	Argument	Response	Abbreviation	Description
CMD60	adtc	[31] WR [30:24] stuff bits [23:16] address [15:8] stuff bits [7:0] byte count	R1b	RW_MULTIPLE_REGISTER	CE-ATA devices contain a set of Status and Control registers that begin at register offset 80h. These registers are used to control the behavior of the device and to retrieve status information regarding the operation of the device. All Status and Control registers are word (32-bit) in size and are word aligned. CMD60 is used to read and write these registers.
CMD61	adtc	[31] WR [30:16] stuff bits [15:0] data unit count	R1b	RW_MULTIPLE_BLOCK	The host issues a RW_MULTIPLE_BLOCK (CMD61) to begin the data transfer for the ATA command.
CMD62~63	Reserved				
ACMD6[4]	ac	[31:2] stuff bits [1:0] bus width	R1	SET_BUS_WIDTH	Defines the data bus width (‘00’=1bit or ‘10’=4bit bus) to be used for data transfer. The allowed data bus widths are given in SCR register.
ACMD13[4]	adtc	[31:0] stuff bits	R1	SD_STATUS	Send the SD Memory Card status.
ACMD22[4]	adtc	[31:0] stuff bits	R1	SEND_NUM_WR_SECTORS	Send the number of the written sectors (without errors). Responds with 32-bit plus the CRC data block.
ACMD23[4]	ac	—	R1	SET_WR_BLK_ERASE_COUNT	—
ACMD41[4]	bcr	[31:0] OCR	R3	SD_APP_OP_COND	Asks the accessed card to send its operating conditions register (OCR) contents in the response on the CMD line.
ACMD42[4]	ac	—	R1	SET_CLR_CARD_DETECT	—
ACMD51[4]	adtc	[31:0] stuff bits	R1	SEND_SCR	Reads the SD Configuration Register (SCR).

1 CMD3 differs for MMC and SD cards. For MMC cards, it is referred to as SET_RELATIVE_ADDR, with a response type of R1. For SD cards, it is referred to as SEND_RELATIVE_ADDR, with a response type of R6 (with RCA inside).

2 CMD6 differs completely between high-speed MMC cards and high-speed SD cards. Command SWITCH_FUNC is for high-speed SD cards.

3 Command SWITCH is for high-speed MMC cards as well as for CE-ATA cards over the MMC interface. The Index field can contain any value from 0-255, but only values 0-191 are valid. If the Index value is in the 192-255 range the card does not perform any modification and the SWITCH_ERROR status bit in the EXT_CSD register is set. The Access Bits are shown in Table 20-41.

[4] ACMDs is preceded with the APP_CMD command. (Commands listed are used for SD only, other SD commands not listed are not supported on this module).

The Access Bits for the EXT_CSD Access Modes are shown in Table 20-41.

Table 20-41. EXT_CSD Access Modes

Bits	Access Name	Operation
00	Command Set	The command set is changed according to the Cmd Set field of the argument
01	Set Bits	The bits in the pointed byte are set, according to the 1 bits in the Value field.
10	Clear Bits	The bits in the pointed byte are cleared, according to the 1 bits in the Value field.
11	Write Byte	The Value field is written into the pointed byte.

20.7 Software Restrictions

20.7.1 Initialization Active

The driver cannot set the INITA bit in the system control register when either of the command line or data lines is active, so the driver is responsible to ensure both CDIHB and CIHB bits are cleared. In order to auto clear the INITA bit, the SDCLKEN bit must be 1, otherwise no clock signal goes out to the card and INITA never clears.

20.7.1.1 Software Polling Procedure

For polling read or write, once the software begins a buffer read or write, it must access exactly the number of times as the values set in the watermark level register; moreover, if the block size is not the times of the value in watermark level register (read and write respectively), the software must access exactly the remained number of words at the end of each block. For example, for read operation, if the RD_WML is 4, indicating the watermark level is 16 bytes, block size is 40 bytes, and the block number is 2, then the access times for the burst sequence in the whole transfer process must be 4, 4, 2, 4, 4, 2.

20.7.1.2 Suspend Operation

In order to suspend the data transfer, the software must inform eSDHC that the suspend command is successfully accepted. To achieve this, after the Suspend command is accepted by the SDIO card, software must send another normal command marked as suspend command (CMDTYP bits set as ‘01’) to inform eSDHC that the transfer is suspended.

If the software needs to resume the suspended transfer, it should read the value in BLKCNT register to save the remained number of blocks before sending the normal command marked as suspend, otherwise on sending such ‘suspend’ command, eSDHC regards that the current transfer is aborted and changes BLKCNT register to its original value, instead of keeping the remained number of blocks.

20.7.1.3 Data Length Setting

For either ADMA (ADMA1 or ADMA2) transfer, the data in the data buffer must be word aligned, so the data length set in the descriptor must be times of 4.

20.7.1.4 (A)DMA Address Setting

To configure ADMA1/ADMA2/DMA address register, when TC bit is set, the register always updates itself with the internal address value to support dynamic address synchronization, so software must make sure TC bit is cleared prior to configuring ADMA1/ADMA2/DMA address register.

20.7.1.5 Data Port Access

Data Port does not support parallel access. For example, during an external DMA access, it is not allowed to write any data to the Data Port by CPU; or during a CPU read operation, it is also prohibited to write any data to the Data Port, by either CPU or external DMA. Otherwise the data would be corrupted inside the eSDHC buffer.

20.7.1.6 Change Clock Frequency

eSDHC does not automatically gates off the card clock when the host driver changes the clock frequency. To remove possible glitch on the card clock, clear SDCLKEN bit when changing clock divisor value and set SDCLKEN bit to ‘1’ after SDSTB bit is ‘1’ again.

Chapter 21
Enhanced SDRAM Controller (ESDRAMC)

The enhanced synchronous dynamic RAM controller (ESDRAMC) provides interface and control for synchronous DRAM (SDRAM) memories for the system. SDRAM memories use a synchronous interface with all signals registered on a clock edge. A command protocol is used for initialization, read, write, and refresh operations to the SDRAM and is generated on the signals by the controller when required due to external or internal requests. It has support for both single- and double-data rate SDRAMs. It supports 64-, 128-, 256-, or 512-Mbit and 1- or 2-Gbit 4-bank SDRAM by two independent chip selects and with up to 64 Mbytes addressable memory per chip select.

Figure 21-1 is the enhanced SDRAM controller top-level diagram, showing the functional organization of the module.

NOTE

The ESDRAMC and ESDCTL mnemonics are equivalent. For historical reasons they are alternately used throughout the document.



Figure 21-1. Enhanced SDR/LPDDR SDRAM Controller Module Top-Level Diagram

21.1 Overview

The enhanced SDRAM controller consists of nine major submodules:

- SDRAM command controller
- 8 Bank models (page and bank address comparators)
- Row/Column address multiplexer,
- Control and configuration registers
- Refresh request counter
- Command sequencer
- Size logic (splitting access)
- Data aligner/multiplexer (data path)
- LPDDR interface
- Power-down timer

These submodules are described in the following subsections.

21.1.1 SDRAM Command Controller

This submodule controls most of the actions within the ESDRAMC. All commands to the memory are executed through this submodule.

21.1.2 Bank Models

There are a total of 8 address comparators, one comparator for each of the 4 banks within each of the two chip select regions. The comparators are used to determine if a requested access falls within the address range of a currently active SDRAM page. The bank model also includes all timing parameters for the comparators.

21.1.3 Row/Column Address Multiplexer

All synchronous SDRAMs incorporate a multiplexed address bus, although the number of bytes per bank and bytes per page vary according to memory density, number of data I/O, and the processor data bus width. The enhanced SDRAM controller takes these variables into account and provides the proper alignment of the multiplexed address through the combination of the row/column address multiplexer, non-multiplexed address pins, and the connections between the controller and the memory devices.

21.1.4 ESDRAMC Control and Configuration Registers

Control and configuration registers determine the operating mode of the ESDRAMC. Configurable parameters include memory device density and bus width, number of memory devices, CAS latency, row to column delay, and burst length. Enable bits are provided for refresh and the power-down timer. Mode bits provide a mechanism for software initiated SDRAM initialization, setting the device mode register, precharge, and auto-refresh cycles.

21.1.5 Refresh Request Counter

SDRAM memories require periodic refresh to retain data. The refresh request counter generates requests to the SDRAM command controller to perform those refresh cycles. Requests are scheduled according to a 32-kHz clock input. One, 2, 4, 8, or 16 refresh cycles are generated per a 32-kHz clock.

21.1.6 Command Sequencer

The command sequencer submodule sends the commands be executed (including precharge-all, precharge-bank, active, read, write, and burst terminate commands) to the command controller, after taking into account the bank's state of the access, the command controller execution signal and the command busy situation.

21.1.7 Size Logic

The size logic submodule gets as inputs from one side the address, access size, and wrap/incr access, and from the other side the configuration values—burst length and DSIZ. In case of a misaligned access, the size logic splits the access into multiple accesses as a function of the inputs to the submodule.

21.1.8 Mobile/Low Power DDR (LPDDR) Interface

The LPDDR interface provides the device's interface with LPDDR SDRAM. It converts the double–data rate signal that is synchronized to both positive and negative edges of the data strobe (DQS) signals to a pass through a double-width data bus synchronized to the positive edge of the controller internal clock (which is derived from HCLK).

The interface uses a read FIFO which samples the data with delayed DQS in read cycles. Two read FIFOs are used for positive and negative clock edges, respectively. Delay lines are used to generate delayed versions of DQS input signals in order to sample the data at the middle of the data valid window. In write cycles DQS are output signals that are generated using a delay line. The data at the input to the interface has a double width from the memory so it is divided into the memory width but with double frequency. For this purpose a multiplexer is used to pass the upper half and lower half of the data. In read cycles, double-rate data is received with a DQS signal that is edge-aligned with read data; and in write cycles double-rate data is created with a centered DQS signal.

DQS delay lines are based on three functional units:

1. The measurement unit measures one cycle time between successive positive edges. The output of this unit is the number of small delay intervals needed to delay one positive edge of the clock to overlap the following positive edge.
2. The division unit divides the result of the measurement by 4.
3. The delay unit takes the result and selects the correct delay tap.

The delay unit is duplicated 5 times: 4 units for read (one for each byte lane's DQS signal) and one unit for write (to delay overall data sampling).

21.1.8.1 Power-Down Timer

The power-down timer detects periods of inactivity to the SDRAM and disables the clock when the inactive period surpasses the selected timeout. Data is retained during the power-down state. Subsequent requests to the SDRAM incur only a minimal added start-up delay (beyond the normal access time, as specified in Table 21-21). The power-down timer can be disabled, or can be programmed to expire under any one of the following conditions:

- Any time the controller is not actively reading/writing the memory,
- After 64 clocks of inactivity
- After 128 clocks of inactivity

21.1.9 Features

The ESDRAMC includes the following features:

- Optimizes consecutive memory accesses through memory command anticipation (latency hiding)
  - Hides latency by optimization the commands to both chip selects (command anticipation)
  - Keeps track of open memory pages
  - Bankwise memory address mapping
  - SDRAM burst length configuration of 4 or 8 (for 16-bit memory burst length 4 is not supported) or full-page mode
  - LPDDR/DDR burst length configuration of 8
  - Support of different internal burst lengths (1/4/8 words) by using burst truncate commands
  - ARM AMBA AHB-lite compatible
  - Shared address and command bus to SDRAM/LPDDR
- Supports 64-, 128-, 256-, or 512-Mbit and 1- or 2-Gbit sizes of 4-bank, single data rate, synchronous SDRAM, LPDDR and non-mobile DDR1 devices. Limited support for DDR2 devices (4 banks only, no ODT control signal)
  - Two independent chip selects
  - Up to 256 Mbytes per chip select
  - Up to four banks active simultaneously per chip select
  - JEDEC standard pinout/operation
- Support for 16- and 32-bit mobile/low power DDR266 devices
- PC133-compatible interface
  - 133 MHz system clock achievable with “-7” option for PC133-compatible memories
  - Single fixed-length (4/8-word) burst or full-page access
  - Access time of 9-1-1-1-1-1-1-1 at 133 MHz (for read access when memory bus is available, row is open and CAS latency configured to 3 cycles). The access time includes the M3IF delay (assuming no arbitration penalty).
- Software-configurable for different system and memory devices requirements
  - 16- or 32-bit memory data bus width (equal in both chip selects)

  - Number of row and column addresses
  - Row cycle delay (t_{RC})
  - Row precharge delay (t_{RP})
  - Row to column delay (t_{RCD})
  - Column to data delay (CAS Latency)
  - Load mode register to active command (t_{MRD})
  - Write to precharge (t_{WR})
  - Write to read (t_{WTR}) for LPDDR memories only
  - LPDDR exit power-down to next valid command delay (t_{XS})
  - Active to precharge (t_{RAS})
  - Active to active (t_{RRD})
- Built- in auto-refresh timer and state machine
- Hardware- and software-supported self-refresh entry and exit
  - Data remains valid during system reset and low power modes
  - Auto–power-down timer (one per chip select)
  - Auto-precharge timer (one per bank in each chip select)

21.1.10 Modes of Operation

This section provides a high-level description of the ESDRAMC operating modes: see Section 21.4, “Functional Description” for more detailed descriptions.

The ESDRAMC’s different operating modes for each chip select ($\overline{\text{CSD}}n$, n = 0,1) are defined by the 3-bit SMODE field in the corresponding ESDCTL*n* register. In addition to the normal operating mode, the controller is capable of operating in three alternate operating modes primarily used for SDRAM/LPDDR initialization, as follows:

- Normal read/write mode

  This is the normal operating mode used to read/write (single or burst accesses) from/to external SDRAM/LPDDR devices. The ESDRAMC automatically drives the precharge/active/burst/terminate commands during the normal operating mode.
- Precharge mode

  The manual precharge command is used to manually deactivate the open (active) row in a particular bank or the open row in all banks. The bank(s) are available for a subsequent row access at a specified time (tRP) after the precharge command is issued. External memory device input A10 determines whether one or all banks are to be precharged, and in the case that only one bank is to be precharged, inputs BA0 and BA1 select the bank. The manual precharge command is used during SDRAM initialization, load mode register command, and manual refresh cycles
- Auto-refresh mode

  The auto-refresh command is used to retain data in the SDRAM memory devices. This command is non persistent, so it must be issued each time a refresh is required. The ESDRAMC has a refresh counter for each CSD_B (external memory region), and it automatically handles the refresh

commands to the memory. The manual auto-refresh command is used during SDRAM initialization or in case the refresh counters are not enabled.

- Load mode register mode

  The mode register is used to define the specific mode of operation of the SDRAM device. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode. The mode register is programmed via the load mode register command and retains the stored information until it is programmed again or the external memory device loses power. The mode register can only be loaded when all banks are idle (after precharge-all). The ESDRAMC waits a specified period of time (t_{MRD})as configured in the ESDCFG0 or ESDCFG1 register. Violating either of these requirements by an incorrect controller register configuration results in unspecified operation.

Any access to the SDRAM/LPDDR memory space while in one of the alternate modes results in the corresponding special cycle being run. Moving from normal to any other mode does not close (precharge) any banks that may be open (activated). Under most circumstances, software should run a precharge-all cycle when transitioning out of normal read/write mode. Reset initializes the operating mode to normal read/write mode.

21.2 External Signal Descriptions

This section discusses input and output signals between the enhanced SDRAM controller and the external memory devices. Other than the chip select outputs ($\overline{CSD}$0 and $\overline{CSD}$1) and clock enables (CKE0 and CKE1), all signals are shared between the two chip select regions.

Interconnect and timing diagrams are included as part of the detailed discussion on controller operation in Section 21.4, “Functional Description”.

21.2.1 Overview of Signals

Table 21-2 summarizes the interface signals.

Table 21-2. ESDRAMC Signal Properties

Name	Port	Function	Reset State	Direction
SD_CLK	—	Clock to SDRAM (up to 133MHz)	1	Output
FB_CLK_IN	—	Feedback clock	0	Input
CKE0	—	Clock enable to SDRAM 0	0	Output
CKE1	—	Clock enable to SDRAM 1	0	Output
$\overline{CSD}$[0]	—	Chip select to SDRAM Array 0	1	Output
$\overline{CSD}$[1]	—	Chip select to SDRAM Array 1	1	Output
RDATA[31:0]	—	Read data from memories	0	Input
WDATA[31:0]	—	Write data to memories	0	Output
MA[13:0]	—	Multiplexed address	0	Output

Table 21-2. ESDRAMC Signal Properties (Continued)

Name	Port	Function	Reset State	Direction
BA[1:0]	—	Bank address	0	Output
DQM3	—	Data qualifier mask byte 3 (D[31:24])	0	Output
DQM2	—	Data qualifier mask byte 2 (D[23:16])	0	Output
DQM1	—	Data qualifier mask byte 1(D[15:8])	0	Output
DQM0	—	Data Qualifier mask byte 0 (D[7:0])	0	Output
$\overline{WE}$	—	Write enable	1	Output
$\overline{RAS}$	—	Row address strobe	1	Output
$\overline{CAS}$	—	Column address strobe	1	Output
Mobile LPDDR signals				
MDDR_SD_CLK_B	—	Inverted clock to LPDDR SDRAM	0	Output
DQS_OUT3	—	Data strobe byte 3 (D[31:24])	0	Output
DQS_OUT2	—	Data strobe byte 2 (D[23:16])	0	Output
DQS_OUT1	—	Data strobe byte 1 (D[15:8])	0	Output
DQS_OUT0	—	Data strobe byte 0 (D[7:0])	0	Output
DQS_IN3	—	Data strobe byte 3 (D[31:24])	0	Input
DQS_IN2	—	Data strobe byte 2 (D[23:16])	0	Input
DQS_IN1	—	Data strobe byte 1 (D[15:8])	0	Input
DQS_IN0	—	Data strobe byte 0 (D[7:0])	0	Input

21.2.2 Detailed Signal Descriptions

Table 21-3 lists the signals and descriptions of all of the I/O signals that interface with the ESDRAMC.

Table 21-3. ESDRAMC Detailed Signal Description

Signal	I/O	Description
SD_CLK	O	SDRAM clock. The SD_CLK output provides the timing reference for the memory devices. All other SDRAM interface signals are referenced to this clock. SD_CLK is synchronous to the system clock, but is gated off during low power operating modes when both CKE0 and CKE1 are negated.
FB_CLK_IN	I	Feedback clock. The FB_CLK_IN signal is used by the Enhanced SDRAM controller to sample the data during read cycles. The FB_CLK_IN is a delayed SD_CLK, and at a good proximity is identical to the external memory device clock. A delay between SD_CLK and FB_CLK_IN compensates the PAD input/output buffers, chip route.
CKEO CKE1	O	SDRAM/MMDR clock enables. Clock enable outputs to the SDRAM memory devices. CKE0 corresponds to SDRAM/LPDDR array 0 and CKE1 to SDRAM/LPDDR array 1. Activates the memory's clock input when high, indicating a stable clock is being supplied. Deactivates the memory's clock input when low. CKEx low initiates power-down and self-refresh modes to the SDRAM.

Table 21-3. ESDRAMC Detailed Signal Description (Continued)

$\overline{\text{CSD0}}$ $\overline{\text{CSD1}}$	O	SDRAM/LPDDR chip select. $\overline{\text{CSD0}}$ and $\overline{\text{CSD1}}$ are used to select SDRAM/LPDDR array 0 and SDRAM/LPDDR array 1, respectively. The chip select signals are used to indicate when a valid command is present on the other control signals and to which device the command is directed.
RDATA[31:0] WDATA[31:0]	I/O	Read/write data bus. The 32 data pins are used to transfer data between the enhanced SDRAM controller and memory. Data bit 31 is the most significant bit. Bit 0 is the least significant. 16-bit memory alignment is selectable according to the programming of the DSIZ field in the ESDCTL*n* register (See Section 21.3.3, “Register Descriptions”).
MA[13:0]	O	Multiplexed address bus. The multiplexed address bus specifies the SDRAM page and location within the page targeted by the current access. Connections between the enhanced SDRAM Controller and memory varies depending on the SDRAM device density. See Section 21.4.2, “Address Multiplexing” and specifically Table 21-18 and Table 21-19 for details on supported SDRAM configurations.
BA[1:0]	O	Bank address bus. The bank address pins specify to which bank the current command is targeted. Table 21-18 and Table 21-19 document which address pins are used as the bank address bus for given device configuration.
DQM3, DQM2, DQM1, DQM0	O	Data qualifier mask. During read cycles, DQMx controls the SDRAM data output buffers. DQMx asserted high disables the output buffers leaving them in a high-impedance state. DQMx low allows the data buffers to drive normally. During write cycles, DQMx controls which bytes are written in the SDRAM. DQMx driven low enables a write to the corresponding byte, while DQMx asserted high leaves the byte unchanged. DQM0 corresponds to D[7:0] and DQM3 to D[31:24]. Sixteen bit memories require only two DQM connections. Memories aligned to the upper data bus (D[31:16]) connect to DQM2 and DQM3, while memories aligned to the lower data bus (D[15:0]) connect to DQM0 and DQM1. The ESDRAMC takes care of the endian operating mode, and drives the respective DQM strobe required. **Note:** When the controller is used to interface mobile/low power DDR, DQM changes twice each cycle (like the data) and is aligned to DQS edges.
$\overline{\text{WE}}$	O	Write enable. Write enable is part of the three bit command field ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ make up the other two bits) used by the SDRAM. Generally, $\overline{\text{WE}}$ is asserted low if a command transfers data to the memory. A detailed summary of the supported SDRAM commands is provided in Table 21-22.
$\overline{\text{RAS}}$	O	Row address strobe. Row address strobe is also part of the SDRAM command field. It is generally used to indicate an operation affecting an entire bank or row. RAS is an active low signal. Table 21-22 provides details on SDRAM command encoding.
$\overline{\text{CAS}}$	O	Column address strobe. The column address strobe is the third signal comprised in the command field. It generally signifies a column oriented command. CAS is an active low signal. Table 21-22 provides details on SDRAM command encoding.
SD_CLK/$\overline{\text{MDDR\_SD\_CLK}}$	O	LPDDR SDRAM inverted clock. SD_CLK and $\overline{\text{MDDR\_SD\_CLK}}$ are mobile/low power DDR differential clocks. All LPDDRs address and control input signals are sampled on the crossing of the positive edge of SD_CLK and negative edge of $\overline{\text{MDDR\_SD\_CLK}}$. Internal clock signals are derived from SD_CLK/$\overline{\text{MDDR\_SD\_CLK}}$.
DQS_OUT3, DQS_OUT2, DQS_OUT1, DQS_OUT0	O	Data strobes outputs. Data strobes are used for data capture for LPDDR memory. During write cycles, they are generated by the SDRAMC controller and are centered with write data. DQS3 corresponds to the most significant byte and DQS0 to the least significant byte.

Table 21-3. ESDRAMC Detailed Signal Description (Continued)

DQS_IN3, DQS_IN2, DQS_IN1, DQS_IN0	I	Data strobes inputs. During read cycles, DQS_INx are generated by the memory devices and are edge aligned with read data. For read data, the controller receives a DQS signal that is edge aligned with the read data. The DQS delay module is used to delay the DQS signal and center it in the data valid window.
non_mobile_ddr_fuse	I	Reset value for DDR_EN bit for non-mobile DDR-based systems. if this wire is tied high, then DDR_EN is 1 by default, thus resulting in CKE signal low at boot. This saves time during initialization of DDR devices (regular DDR require CKE low at boot, while mobile DDR devices require CKE high at boot). If this wire is set at zero and a DDR device is connected externally, then upon register set CKE goes low, and the controller will start counting 200 µsec again. **Note:** This fuse does not control the MDDR_EN bit. Software is responsible to configure the MDDR_EN bit during the initialization procedure.

21.3 Memory Map and Register Definition

This section includes the module memory map and detailed descriptions of all registers.

All implemented bits in the ESDRAMC registers are fully readable and writable, except for the enhanced MDDR delay line cycle length debug register (ESDCDLYL) register which is read-only. Reserved bit locations are unaffected by writes and always read as zero. All register accesses must be single-word (32-bit) operations through the AHB bus protocol. Accesses of any other size have indeterminate results. All ESDRAMC registers can be only accessed by one master at a time: multiple-master accesses to the registers cause undetermined behavior.

21.3.1 Memory Map

Table 21-4 shows the ESDRAMC memory map. For the base address of a particular module instantiation, see the system memory map.

The ESDRAMC supports memory devices on two independent chip selects. Each chip select defines a specific memory address range: Table 21-5 shows the ESDRAMC memory address ranges for each chip select.

Table 21-4. ESDRAMC Memory Map

Base Address Offset (Name Abbreviation)	Register	Access	Reset	Section/Page
0x0000 (ESDCTL0)	Enhanced SDRAM control register 0	R/W	0x0111_0080	21.3.3.1/21-14
0x0004 (ESDCFG0)	Enhanced SDRAM configuration register 0	R/W	0x0076_EB3A	21.3.3.2/21-18
0x0008 (ESDCTL1)	Enhanced SDRAM control register 1	R/W	0x8112_0080	21.3.3.1/21-14
0x000C (ESDCFG1)	Enhanced SDRAM configuration register 1	R/W	0x007A_C727	21.3.3.2/21-18
0x0010 (ESDMISC)	Enhanced SDRAM miscellaneous register	R/W	0x0000_0000	21.3.3.3/21-32
0x0020 (ESDCDLY1)	Enhanced MDDR Delay Line 1 configuration debug register	R/W	0x00F4_8000	21.3.3.4/21-34
0x0024 (ESDCDLY2)	Enhanced MDDR delay line 2 configuration debug register	R/W	0x00F4_8000	21.3.3.4/21-34

Table 21-4. ESDRAMC Memory Map (Continued)

0x0028 (ESDCDLY3)	Enhanced MDDR delay line 3 configuration debug register	R/W	0x00F4_8000	21.3.3.4/21-34
0x002C (ESDCDLY4)	Enhanced MDDR delay line 4 configuration debug register	R/W	0x00F4_8000	21.3.3.4/21-34
0x0030 (ESDCDLY5)	Enhanced MDDR delay line 5 configuration debug register	R/W	0x00F4_8000	21.3.3.5/21-35
0x0034 (ESDCDLYL)	Enhanced MDDR delay line cycle length debug register	R	N/A	21.3.3.6/21-36

Table 21-5. ESDRAMC Memory Regions

Address Range	Use	Access
CS0_BASE–(CS0_BASE + 0x0FFF_FFFF)	CSD0 SDRAM or LPDDR memory region (256 Mbytes)	Read/write
CS1_BASE–(CS1_BASE + 0x0FFF_FFFF)	CSD1 SDRAM or LPDDR memory region (256 Mbytes)	Read/write

21.3.2 Register Summary

Figure 21-2 shows the key to the register fields and Table 21-6 shows the register figure conventions.



Figure 21-2. Key to Register Fields

Table 21-6. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read-only. Writing this bit has no effect.
W	Write-only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.

Table 21-6. Register Figure Conventions (Continued)

Convention	Description
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 21-7 shows the ESDRAMC register summary. For the base address of a particular module instantiation, see the system memory map.

Table 21-7. ESDRAMC Register Summary

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (ESDCTL0)	R	SDE	SMODE			SP	ROW			0	0	COL		0	0	DSIZ	
	W																
	R	SREFR			0	PWDT		0	FP	BL	0	PRCT					
	W																
0x0004 (ESDCFG0)	R	0	0	0	0	0	0	0	0	0	tXP		tWTR	tRP		tMRD	
	W																
	R	tWR	tRAS			tRRD		tCAS		0	tRCD			tRC			
	W																
0x0008 (ESDCTL1)	R	SDE	SMODE			SP	ROW			0	0	COL		0	0	DSIZ	
	W																
	R	SREFR			0	PWDT		0	FP	BL	0	PRCT					
	W																
0x000C (ESDCFG1)	R	0	0	0	0	0	0	0	0	0	tXP		tWTR	tRP		tMRD	
	W																
	R	tWR	tRAS			tRRD		tCAS		0	tRCD			tRC			
	W																
0x0010 (ESDMISC)	R	SDRAM_RDY	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	DDR2_EN	DDR_EN	FRC_MSR	MA10_SHARE	LHD	MDDR_MDIS	0	MDDR EN	0	0
	W													MDDR_DL_RST		RST	

Table 21-7. ESDRAMC Register Summary (Continued)

Base Address Offset (Register Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0020 (ESDCDLY1)	R	SEL_DLY_REG_1	0	0	0	0	0	0	0	DLY_OFFSET_1							
	W																
	R	DLY_ABS_OFFSET_1								DLY_REG_1							
	W																
0x0024 (ESDCDLY2)	R	SEL_DLY_REG_2	0	0	0	0	0	0	0	DLY_OFFSET_2							
	W																
	R	DLY_ABS_OFFSET_2								DLY_REG_2							
	W																
0x0028 (ESDCDLY3)	R	SEL_DLY_REG_3	0	0	0	0	0	0	0	DLY_OFFSET_3							
	W																
	R	DLY_ABS_OFFSET_3								DLY_REG_3							
	W																
0x002C (ESDCDLY4)	R	SEL_DLY_REG_4	0	0	0	0	0	0	0	DLY_OFFSET_4							
	W																
	R	DLY_ABS_OFFSET_4								DLY_REG_4							
	W																
0x0030 (ESDCDLY5)	R	SEL_DLY_REG_5	0	0	0	0	0	0	0	DLY_OFFSET_5							
	W																
	R	DLY_ABS_OFFSET_5								DLY_REG_5							
	W																
0x0034 (ESDCDLYL)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
	W																
	R	0	0	0	0	0	0	0	0	QTR_CYCLE_LENGTH							
	W																

21.3.3 Register Descriptions

This section consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Details of register bit and field function follow the register diagrams, in bit order.

NOTE

Memory may be viewed from either a big-endian or little-endian byte ordering perspective depending on the processor configuration (see Figure 21-3). In big-endian mode (the typical default operating mode), the most significant byte (byte 0) of word 0 is located at address 0. For little-endian mode, the most significant byte of word 0 is located at address 3. Within registers, bits are numbered within a word starting with bit 31 as the most significant bit. By convention, byte 0 of a register is the most significant byte regardless of endian mode.



Figure 21-3. Data Organization in Memory

21.3.3.1 Enhanced SDRAM Control Registers (ESDCTL*n*, *n* = 0,1)

These registers configure the memory and control settings for the ESDRAMC for chip selects 0 and 1 respectively. Figure 21-4 and Figure 21-5 show the bit assignments for the registers. Note that bit field assignments are identical for the two registers, but reset values for some fields are different. Table 21-8 provides field descriptions.

Offset 0x0000 (ESDCTL0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SDE	SMODE			SP	ROW			0	0	COL		0	0	DSIZ	
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SREFR			0	PWDT		0	FP	BL		PRCT					
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 21-4. Enhanced SDRAM Control Register 0 (ESDCTL0)

Offset 0x0008 (ESDCTL1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SDE	SMODE			SP	ROW			0	0	COL		0	0	DSIZ	
W																
Reset	1	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SREFR			0	PWDT		0	FP	BL		PRCT					
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 21-5. Enhanced SDRAM Control Register 1 (ESDCTL1)

Table 21-8. Enhanced SDRAM Control Register (ESDCTL*n*) Field Descriptions

Field	Description
31 SDE	Enhanced SDRAM controller enable. This control bit enables/disables the enhanced SDRAM controller. Writing 1 to both control bits enables the module for both chip selects. Clearing both SDE bits disables the module, and all clocks within the module shuts off (with the exception of register accesses). When the value of both SDE bits is 0, the module is disabled. 0 Disabled (reset value for ESDCTL0) 1 Enabled (reset value for ESDCTL1)
30–28 SMODE	SDRAM controller operating mode. This bit field determines the operating mode of the enhanced SDRAM controller. In addition to the normal operating mode, the controller is capable of operating in several alternate operating modes, which are primarily used for SDRAM initialization. Any access to the SDRAM memory space, while in one of the alternate modes, results in the corresponding special cycle being run. Transitioning from normal to any other mode does not close (precharge) any banks that may be open (activated). Under most circumstances, software should run a precharge-all cycle when transitioning out of normal read/write mode. Operating mode details are provided in Section 21.4, “Functional Description.” Reset initializes the operating mode to “normal read/write”. 000 Normal read/write 001 Precharge command 010 Auto-refresh command 011 Load mode register command 100 Manual self-refresh 101 through 111 Reserved
27 SP	Supervisor protect. This control bit is used to restrict user accesses within the chip select region. The default at reset are that both user and supervisor accesses are allowed. 0 User mode accesses are allowed to this chip select region. 1 User mode accesses are prohibited. An attempted access to this chip select region while in user mode will result in a high HRESP[1] being returned back to the CPU. The chip select will not be asserted. An ESDRAMC error response is generated by the M3IF arbitrator.

Table 21-8. Enhanced SDRAM Control Register (ESDCTL*n*) Field Descriptions (Continued)

Field	Description
26–24 ROW	Row address width. This control field specifies the number of row addresses used by the memory array. This number does not include the bank, column, or data qualifier addresses. Parameters affected by the programming of this field include the page-hit address comparators and the bank address bit locations. 000 11 row addresses 001 12 row addresses 010 13 row addresses 011 14 row addresses 100 through 111 Reserved
23–22	Reserved
21–20 COL	Column address width. The COL control field is used to specify the number of column addresses in the memory array and determine the break point in the address multiplexer. Column width is the number of multiplexed column addresses and does not include bank, and row addresses, or addresses used to generate the DQM signals. 00 8 column addresses 01 9 column addresses 10 10 column addresses 11 Reserved
19–18	Reserved, read as 0
17–16 DSIZ	SDRAM memory data width. This field defines the width of the SDRAM memory and its alignment on the external data bus. 16-bit ports may be aligned to either the high or low half word to equalize capacitive loading on the bus. Data qualifier mask control outputs must be matched to the selected data bus alignment. Memories aligned to D[31:16] use DQM2 and DQM3. Memories aligned to D[15:0] use DQM0 and DQM1. 00 16-bit memory width aligned to D[31:16] 01 16-bit memory width aligned to D[15:0] (reset value for CSD0) 10 32-bit memory width (reset value for CSD1) 11 Reserved

Table 21-8. Enhanced SDRAM Control Register (ESDCTL*n*) Field Descriptions (Continued)

<table>
<tr><th>Field</th><th>Description</th></tr>
<tr><td>15–13
SREFR</td><td>SDRAM refresh rate. This control bit field enables/disables SDRAM refresh cycles and controls the refresh rate. Refresh cycles are referenced to a 32 kHz clock. At each falling edge 1, 2, 4, 8 or 16 rows are refreshed as determined by this bit field. Multiple refresh cycles are separated by the row cycle delay specified in the SRC control field. Refresh is disabled by hardware reset. For an example of usage see Table 21-15.
<table>
<tr><th>SREFR[2:0]</th><th>Rows per Refresh Clock</th><th>Rows per 64 ms @ 32 kHz</th><th>Row Rate @ 32 kHz</th></tr>
<tr><td>000</td><td colspan="3">Refresh Disabled (bit field reset value)</td></tr>
<tr><td>001</td><td>1</td><td>2048</td><td>31.25 µs</td></tr>
<tr><td>010</td><td>2</td><td>4096</td><td>15.62 µs</td></tr>
<tr><td>011</td><td>4</td><td>8192</td><td>7.81 µs</td></tr>
<tr><td>100</td><td>8</td><td>16384</td><td>3.91µs</td></tr>
<tr><td>101</td><td>16</td><td>32768</td><td>1.95 µs</td></tr>
<tr><td>110</td><td colspan="3">Reserved</td></tr>
<tr><td>111</td><td colspan="3">Reserved</td></tr>
</table></td></tr>
<tr><td>12</td><td>Reserved, read as 0</td></tr>
<tr><td>11–10
PWDT</td><td>Power-down timer. This field determines whether the SDRAM is placed in a power-down condition after a selectable delay from the last access. The power-down timeout can be triggered on either the absence of an active bank (PWDT=01) or a clock (HCLK) count from the last access (PWDT=10 or 11). Count-based timeouts do not force the SDRAM into an idle condition (for example., any active banks remain open). The power-down timers feature is disabled by hardware reset. See sections Section 21.4.5.3, “Power-Down Modes” and Section 21.4.5.3.2, “Active Power-Down Mode” for a comprehensive description of this operating mode.
<table>
<tr><th>PWDT[1:0]</th><th>Power-Down Timeout</th><th>Memory Device Operating Mode</th></tr>
<tr><td>00</td><td>Disabled (bit field reset value)</td><td>Run mode</td></tr>
<tr><td>01</td><td>Any time no banks are active</td><td>Precharge power-down</td></tr>
<tr><td>10</td><td>64 clocks (HCLK) after completion of last access[1]</td><td>Active power-down</td></tr>
<tr><td>11</td><td>128 clocks (HCLK) after completion of last access[1]</td><td>Active power-down</td></tr>
</table>
[1] This setting cannot be used if the PRCT (precharge timer) is enabled.
Note: When PWDT is enabled, and LPMD or DVFS requests are required by the system, PWDT must be disabled before the requests are granted. PWDT can only be re-enabled after these modes are exited.</td></tr>
<tr><td>9</td><td>Reserved, read as 0</td></tr>
<tr><td>8
FP</td><td>Full page. This bit should be set to 1 if the burst length of the SDRAM connected to the CSD has been configured to full page mode. This bit is needed since ESDRAMC needs to induce a BURST TERMINATE (BT) command to terminate early all accesses that are less than full page.

0 Burst length of the external memory device is not set to full page.
1 Burst length of the external memory device is set to full page.
Note: Full page mode is not supported when LPDDR external devices are used.</td></tr>
</table>

Table 21-8. Enhanced SDRAM Control Register (ESDCTL*n*) Field Descriptions (Continued)

<table>
<tr><th>Field</th><th>Description</th></tr>
<tr><td>7
BL</td><td>Burst length. This bit configures the access burst length. For proper operation the ESDRAMC burst length configuration must match the external SDRAM/LPDDR memory device (configured via special operating load mode register). Setting this bit to 1 means that the external memory device connected to the CSD have been configured to burst length of 8. If this bit is cleared to 0, means that the external memory device connected to the CSD have been configured to burst length of 4.
BL bit settings are given in the following table:
<table>
<tr><th>BL setting</th><th>SDR SDRAM</th><th>LPDDR SDRAM</th></tr>
<tr><td>0</td><td>4 (not supported for 16-bit SDRAM devices</td><td>Reserved</td></tr>
<tr><td>1 (reset value)</td><td>8</td><td>8</td></tr>
</table>
</td></tr>
<tr><td>6</td><td>Reserved, read as 0</td></tr>
<tr><td>5–0
PRCT</td><td>Precharge timer. Banks are precharged after 2xPRCT clocks (HCLK, up to 133 MHz) of no activity.
Using the precharge command to close the last used/open row in any inactive bank within a chip select reduces the power consumption of the external memory device. The power saving is device-dependent: the user may consult the external memory device specification for more details on power consumption reduction.
If PRCT is enabled, the PRCT field specifies the approximately number of HCLK cycles of inactivity to one of the SDRAM/LPDDR banks before the precharge command is issued. The number of cycles before the precharge command is issued depends on command bus (WE, RAS, CAS and CSD) availability (means there is no active access to other bank) and the memory timing parameters.

000000 Disabled (reset value)
000001 2 clocks to precharge
000010 4 clocks to precharge
000011 6 clocks to precharge
000100 8 clocks to precharge
…
100000 64 clocks to precharge
…
111111 126 clocks to precharge</td></tr>
</table>

21.3.3.2 Enhanced SDRAM Configuration Registers (ESDCFG*n*, *n* = 0,1)

Figure 21-6 and Figure 21-7 show the bit assignments for the enhanced SDRMA configuration registers. Bit assignments for the two registers are identical, but reset values for some fields differ. Table 21-9 provides field descriptions for the registers.

NOTE

The ESDRAMC configuration registers reset values define timing parameters that meet memory device optimal timing requirements at 133 MHz. If the external memory device operates at a lower frequency, for optimal performance the user should reconfigure the timing parameters according to the device electrical characteristics and operating conditions.

Offset 0x0004 (ESDCFG0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	tXP		tWTR	tRP		tMRD	
W																
Reset	0	0	0	0	0	0	0	0	0	1	1	1	0	1	1	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	tWR		tRAS		tRRD		tCAS		0	tRCD			tRC			
W																
Reset	1	1	1	0	1	0	1	1	0	0	1	1	1	0	1	0

Figure 21-6. Enhanced SDRAM Configuration Register 0 (ESDCFG0)

Offset 0x000C (ESDCFG1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	tXP		tWTR	tRP		tMRD	
W																
Reset	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	tWR		tRAS		tRRD		tCAS		0	tRCD			tRC			
W																
Reset	1	1	0	0	0	1	1	1	0	0	1	0	0	1	1	1

Figure 21-7. Enhanced SDRAM Configuration Register 1 (ESDCFG1)

Table 21-9. ESDCFG*n* Field Descriptions

Field	Description
31–23	Reserved, read as 0
22–21 t_{XP}	LPDDR exit power-down to next valid command delay. This control field determines the minimum delay between a valid command is issued to the LPDDR after exiting power-down mode. The value programmed in t_{XP} is the number of clocks inserted after exiting power-down mode and any subsequent new valid command. An example timing diagram for t_{XP} can be found in Figure 21-19. 00 1 clock delay before new command issued to LPDDR after power-down mode exit 01 2 clock delay before new command issued to LPDDR after power-down mode exit 10 3 clock delay before new command issued to LPDDR after power-down mode exit 11 4 clock delay before new command issued to LPDDR after power-down mode exit

Table 21-9. ESDCFG*n* Field Descriptions (Continued)

Field	Description
20 t_{WTR}	tLPDDR write to read command delay. Data for any write burst may be followed by a subsequent read command. To follow a write without truncating the write burst, t_{WTR} should be set as shown in Figure 21-8. The LPDDRC automatically induces a t_{WTR} number of idle cycles between a write followed by a read command. The t_{WTR} should be configured according to the LPDDR device being used. The t_{WTR} is referenced from the first positive clock edge after the last data-in pair. 0 1 clock 1 2 clocks
19–18 t_{RP}	SDRAM row precharge delay. This control bit determines the number of idle clocks inserted between a precharge command and the next row activate command to the same bank. Hardware reset initializes the controller to insert 3 clocks. Following a precharge command, a subsequent command to the same bank cannot be issued until t_{RP} is met. 00 1 clock 01 2 clocks 10 3 clocks 11 4 clocks
17–16 t_{MRD}	tMRD - SDRAM load mode register to active command. This control bits determines the minimum number of idle clocks required between a load mode register (LMR) command to active. Hardware reset initializes the controller to insert 2 clocks. 00 1 clock 01 2 clocks 10 3 clocks 11 4 clocks
15 t_{WR}	SDRAM write to precharge command. Data for a fixed length write burst may be followed by, or truncated with, a precharge command to the same bank (provided that auto-precharge was not activated), and a full-page write burst may be truncated with a precharge command to the same bank. The precharge command should be issued t_{WR} after the clock edge at which the last desired input data element is registered. t_{WR} control bit determines the number of idle clocks inserted between the last desired input data element and the next precharge command, as shown in Figure 21-11. **Note:** The auto-precharge mode requires a t_{WR} of at least one clock plus time, regardless of frequency.

tWR	Write to Precharge (SDRAM)	Write to Precharge (LPDDR)[1]
0	2 clock	2 clocks
1 (reset value)	3 clocks	3 clocks

[1]Applies in case that MDDR_EN bit is set, that is, the external memory device is a LPDDR.

Table 21-9. ESDCFG*n* Field Descriptions (Continued)

Field	Description
14–12 t_{RAS}	SDRAM active to precharge command. These control bits determine the minimum number of clocks required between a active to precharge command to the same bank. Hardware reset initializes the controller to insert 6 clocks. Following a active command, a subsequent precharge command to the same bank cannot be issued until t_{RAS} is met. Figure 21-12 presents an example of a single read (without auto-precharge). It should be noticed that the precharge command is not allowed at T3 and at T4, since t_{RAS} is violated (for t_{RAS}= 4 clock cycles). Note that t_{RAS} also defines the minimum period of time that the SDRAM must remain in self-refresh mode, as it shown in Figure 21-13. 000 1 clock 001 2 clocks 010 3 clocks 011 4 clocks 100 5 clocks 101 6 clocks 110 7 clocks 111 8 clocks
11–10 t_{RRD}	Active bank A to active bank B command. A subsequent active command to a different row in the same bank can only be issued after the previous active row has been “closed” (precharged). A subsequent active command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum interval between successive active commands to different banks is defined by t_{RRD} as shown in Figure 21-14 (for t_{RRD}=3). The t_{RRD} bits field encoding is listed below and it determines the number of idle clocks inserted between consecutive active commands to different banks. 00 1 clock active to active (different banks) 01 2 clocks active to active (different banks) 10 3 clocks active to active (different banks) 11 4 clocks active to active (different banks)
9–8 t_{CAS}	SDRAM CAS latency. This field determines the latency between a read command and the availability of data on the bus, as shown in Figure 21-15. This field does not affect the second and subsequent data words in a burst. This control field has no effect on write cycles. CAS latency is initialized to 3 clocks following a hardware reset. 00 3 clocks only for LPDDR and DDR2 CAS latency 01 Reserved 10 2 clocks SDR and LPDDR SDRAM CAS latency 11 3 clocks SDR SDRAM CAS latency
7	Reserved

Table 21-9. ESDCFG*n* Field Descriptions (Continued)

Field	Description
6–4 t_{RCD}	SDRAM row to column delay. This field determines the number of clocks inserted between a row activate command and a subsequent read or write command to the same bank. Hardware reset initializes the delay to 3 clocks. 000 1 clock row to column delay 001 2 clocks row to column delay 010 3 clocks row to column delay 011 4 clocks row to column delay 100 5 clocks row to column delay 101 6 clocks row to column delay 110 7 clocks row to column delay 111 8 clocks row to column delay
3–0 t_{RC}	SDRAM row cycle delay. This control field determines the minimum delay between a refresh and any subsequent refresh or read/write access. This delay corresponds to the minimum row cycle time captured in the t_{RC}/t_{RFC} memory timing specification. The value programmed in t_{RC} is the number of clocks inserted between the refresh and subsequent refresh/activate command. An example timing diagram for t_{RC} can be found in Figure 21-18. 0000 20 clocks 0001 2 clocks 0010 3 clocks 0011 4 clocks … 1111 16 clocks **Note:** The t_{RC} control field is not used to enforce t_{RC} timing for row activate to row activate within the same bank as this is implicitly guaranteed by the sum of t_{RCD} + t_{CAS} + t_{RP}.Use regular paragraphs to summarize register function, then use the following special styles to define bit and field function. **Note:** Since t_{RC} +1 is also used to determine the time between auto-refresh cycles (may be referred to in memories as t_{RFC} or t_{ARFC}) and self-refresh exit time in SDR memories (may be referred to as t_{SREX} or t_{SRFX} for some vendors), and for a specific memory these timings may be worse then t_{RC}, this parameter should be configured to the worst of the three, like so: t_{RC} in controller = max (t_{ARFC} -1, t_{SRFX} -1, t_{RC} in memory). Example: For Samsung K4M51323PC-75 mobile SDR SDRAM, t_{RC} is 72.5 ns, t_{ARFC} is 80 ns, and t_{SRFX} is 120 ns. @133MHz, cycle time is 7.5 ns, so t_{RC} = max (80/7.5 - 1, 120/7.5 - 1, 72.5/7.5) = 15 cycles.

Table 21-10 summarizes the enhanced SDRAM controller configurable set of timing parameters for SDRAM and LPDDR devices.

Table 21-10. Configurable SDRAM/LPDDR Timing Parameters

Symbol	Description	Relevancy	Typical Values at 133 MHz
t_{MRD}	Load mode register command to active or refresh command	Always	2 cycles
t_{WR}	Write recovery time (write to precharge)	Commands to same bank	2 cycles
t_{RAS}	Active to precharge command	Commands to same bank	6 cycles
t_{RRD}	Active bank A to active bank B command	Commands to different banks	2 cycles
t_{CAS}	Read to data out period (known as CAS latency)	Always	3 cycles

Table 21-10. Configurable SDRAM/LPDDR Timing Parameters (Continued)

Symbol	Description	Relevancy	Typical Values at 133 MHz
t_{RP}	Precharge command period	Commands to same bank	3 cycles
t_{RCD}	Active to read or write delay	Commands to same bank	3 cycles
t_{RC}	Active to active command period	Commands to same bank	10 cycles[1]
t_{WTR}	LPDDR read to write command delay	Commands to same bank	2 cycles
t_{XP}	LPDDR exit power-down to next valid command delay	Always	4 cycles

1 Since t_{RC} +1 is also used to determine the time between auto-refresh cycles (may be referred to in memories as t_{RFC} or t_{ARFC}) and self-refresh exit time in SDR memories (may be referred to as t_{SREX} or t_{SRFX} for some vendors), and for a specific memory these timings may be worse then t_{RC}, this parameter should be configured to the worst of the three, like so: t_{RC} in controller = max (t_{ARFC} -1, t_{SRFX} -1, t_{RC} in memory).
Example:
For Samsung K4M51323PC-75 Mobile SDR SDRAM, t_{RC} is 72.5 ns, t_{ARFC} is 80 ns, and t_{SRFX} is 120 ns.@133MHz, cycle time is 7.5 ns, so t_{RC} = max (80/7.5 - 1, 120/7.5 - 1, 72.5/7.5) = 15 cycles.



Figure 21-8. tWTR—Write-to-Read Command Delay Timing



Figure 21-9. tRP—Precharge Delay Timing



Figure 21-10. tMRD—SDRAM Load Mode Register to Active Command Timing Diagram



Figure 21-11. tWR—Write to Precharge Timing Diagram



Figure 21-12. t_{RAS}—SDRAM Active to Precharge Command Timing Diagram



Figure 21-13. t_{RAS}—Self-Refresh Mode Minimum Time Period



Figure 21-14. t_{RRD}—Alternating Bank Read Access



Figure 21-15. $_{SDR}$ CAS Latency Timing



Figure 21-16. Mobile LPDDR CAS Latency Timing



Figure 21-17. t_{RCD}—Row-to-Column Delay Timing



Figure 21-18. t_{RC}—Row Cycle Timing



Figure 21-19. t_{XP}—New Command After Power-Down Exit (4 cycles)

21.3.3.3 Enhanced SDRAM Miscellaneous Register (ESDMISC)

This register configures various memory and control settings for the ESDRAMC. The bit assignments for the register are shown in Figure 21-20 and the field descriptions for the bit assignments are listed in Table 21-11.

Offset 0x0010 (ESDMISC) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SDRAM RDY	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	DDR2_EN	DDR_EN	FRC_MSR	MA10_SHARE	LHD	MDDR_MDIS	0	MDDR_EN	0	0
W													MDDR_DL_RST		RST	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 21-20. ESDRAMC Miscellaneous Register (ESDMISC)

Table 21-11. Enhanced SDRAM Miscellaneous Register Field Descriptions

Field	Description
31 SDRAM_RDY	External SDRAM/LPDDR device status. This is a read-only status bit, that indicates the state of the external memory device(s). This bit is cleared at reset. This bit is set after the 200 µs SDRAM/LPDDR external memory wakeup period. After the wakeup period the software can start the external memory initialization (as described in Section 21.5.4, “SDRAM/LPDDR Initialization Sequence”). 0 SDRAM/LPDDR external device is not ready for use (reset value). 1 SDRAM/MMDR external device is ready for use.
30-10	Reserved, read as 0
9 DDR2_EN	Regular (non-mobile) DDR2 device is connected. This bit is common for both chip selects. 0 DDR2 device is not used (reset value) 1 DDR2 device is used **Note:** When this bit is asserted, the MDDR_EN bit and the DDR_EN bit must also be asserted.
8 DDR_EN	Regular (non-mobile) device is connected. This bit is common for both chip selects. 0 DDR1/DDR2 device is not being used (reset value) 1 Non-mobile DDR device is used (DDR2 or DDR1) **Note:** When this bit is asserted the MDDR_EN bit must also be asserted.
7 FRC_MSR	Force measurement. When this bit is set the measurement unit will start a new measurement over and over again till this bit is cleared.t

Table 21-11. Enhanced SDRAM Miscellaneous Register Field Descriptions (Continued)

Field	Description
6 MA10_SHARE	MA10 share. Need to be enabled if MA10 address line is shared with other memory controllers address line. If enabled, the ESDRAMC will request the address line from the M3IF before issuing the precharge-all command (during auto-refresh cycles). After the precharge-all command is completed the ESDRAMC will remove the request. If MA10 share is disable, the ESDRAMC will execute the precharge-all command without requesting the MA10 address line, by assuming that MA10 address line is dedicated to ESDRAMC. 0 MA10 share disable 1 MA10 share enable
5 LHD	Latency hiding disable. This bit disables the command anticipation (latency hiding) mechanism. If this bit is set, the M3IF/ESDRAMC will operate in MIF1 (non-optimized) mode as shown in Figure 21-26 and Figure 21-27. The first memory command of a new access is sent to the memory only after the previous access is completed, For example: the last data word of a burst has been read or written. The reset value of this bit is 0, meaning that latency hiding is enabled (M3IF/ESDRAMC works in MIF2 mode) as described in Section 21.4.1, “Enhanced SDRAM Controller Optimization Strategy”). 0 Latency hiding enable 1 Latency hiding disable
4 MDDR_MDIS	LPDDR delay line measure disable. This is a read/write bit, that, if set, disables the delay line measure unit. After reset, this bit is cleared, meaning the delay line measure unit is enabled. The measure time period is estimated to be around 2000 clock cycles of the AHB HCLK. 0 LPDDR delay line measure unit is enabled. 1 LPDDR delay line measure unit is disabled.
3 MDDR_DL_RST	LPDDR delay line soft reset. This is a write only bit, that if set the delay line unit is reset. After reset the delay unit will automatically (if LPDDR_MDIS is cleared) start a new measurement. 0 LPDDR delay line is not reset. 1 LPDDR delay line is reset.
2 MDDR_EN	Enable DDR SDRAM device. 0 SDR SDRAM is used. 1 DDR SDRAM is used (either mobile or non-mobile).
1 RST	Software initiated local module reset. This bit generate local module reset to the ESDRAMC. Writing a 1 to RST bit results in a one cycle reset pulse to the controller. This bit is always read as 0. All ESDRAMC registers are not affected by the software reset, in order to keep the refresh mechanism active as initially configured, so the SDRAM/LPDDR data is not violated. A burst terminate command is issued to the memory after the soft reset (to terminate any active bursts, in order to prevent potential contention on the data pads). During the software reset an error response (HRESP[1]=1) is broadcast to all masters with active access to the ESDRAMC by the multi master memory interface (M3IF) module and the M3IF arbitration pipeline is cleared. For detailed information on error response see theM3IF module specification. **Note:** After soft reset, a precharge-all command must be issued prior to normal usage of the ESDRAMC. 0 Soft reset disabled. 1 Soft reset initiated.
0	Reserved, read as 0

21.3.3.4 MDDR Delay Line *n* Configuration Debug Registers (ESDCDLY*n*, *n* = 1–4)

These debug registers controls the functionality of delay lines 1–4 (signals DQS[0–3]) used during read cycles. It enables software to override the delays of the DQS[*n*] lines that is used during read cycles of byte *n*. The delay line compensates for process variations, and produces a constant delay regardless of the process, temperature and voltage. The bit assignments for the register are shown in Figure 21-21 and the field descriptions for the bit assignments are listed in Table 21-12.

Offset 0x0020 (ESDCDLY1)
0x0024 (ESDCDLY2)
0x0028 (ESDCDLY3)
0x002C (ESDCDLY4)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SEL_DLY_REG_1	0	0	0	0	0	0	0	DLY_OFFSET_*n*							
W																
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DLY_ABS_OFFSET_*n*								DLY_REG_*n*							
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 21-21. MDDR Delay Line *n* Configuration Debug Register

Table 21-12. Enhanced MDDR Delay Line *n* Control Register (ESDCDLY*n*) Field Descriptions

Field	Description
31 SEL_DLY_REG_*n*	SEL_DLY_REG_*n* bit selects the delay used by delay line *n*. It selects between the following options: • Delay line *n* value is a quarter of a cycle (measured) plus or minus the delay line *n* offset field (DLY_OFFSET_*n*) • Delay line *n* value is equal to the delay line *n* register value (DLY_REG_*n*). 0 Delay line *n* value is a quarter of a cycle (measured) plus or minus the delay line *n* correction factor field. 1 Bypass mode: Delay line *n* value is the value of delay line *n* register field (skipping the measurement).
30-24	Reserved
23-16 DLY_OFFSET_*n*	Delay line *n* offset value. The offset value is used only if SEL_DLY_REG_*n* is cleared. The offset value is used to compensate process-dependent misalignments between the DQS signal and the corresponding read data (in number of small delay intervals). The field represents positive and negative numbers using twos complement representation. This allows positive and negative offsets from the quarter cycle measured value. For example, to add 3 delay intervals to the measured delay, set this field to 00000011. To subtract 3 delay intervals, set it to 11111101.

Field	Description
15-8 DLY_ABS_OFFSET_*n*	Absolute delay offset. This field decides the specific delay line absolute delay in fraction of a cycle terms. The fraction is process and frequency independent. The delay line's delay is computed as (DLY_ABS_OFFSET_*n* / 512) * tCK. For example, the default value of 128 causes a quarter cycle delay. In bypass mode (SEL_DLY_REG_*n* = 1), this register has no effect on the delay. **Note:** Not all changes have an effect on the actual delay. If the requested change is smaller then the delay line resolution (1 delay interval, which varies between 20 pSec in the best case to 50 pSec in the worst case), then no change occurs. **Note:** Updating this field requires two cycles to update in the delay line.
7-0 DLY_REG_*n*	This field is the delay (in number of buffer units) that is used by delay line *n*, if the SEL_DLY_REG_*n* bit is set. Since the delay is process, temperature and voltage dependent, for a given value of this field we get different actual delay values. This field contains only positive numbers.

21.3.3.5 MDDR Delay Line 5 Configuration Debug Register (ESDCDLY5)

This debug register controls delay line 5 functionality, that is data bus delay used during write cycles. It allows software to manually set the delay of the data bus, during write cycles. The bit assignments for the register are shown in Figure 21-22 and the field descriptions for the bit assignments are listed in Table 21-13.

Offset 0x0030 (ESDCDLY5) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SEL_DLY_REG_5	0	0	0	0	0	0	0	DLY_OFFSET_5							
W																
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DLY_ABS_OFFSET_5								DLY_REG_5							
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 21-22. MDDR Delay Line 5 Configuration Debug Register

Table 21-13. Enhanced MDDR Delay Line 5 Control Register (ESDCDLY5) Field Descriptions

Field	Description
31 SEL_DLY_REG_5	SEL_DLY_REG_5 bit selects the delay used by delay line 5. It selects between a quarter of a cycle (measured) plus or minus the delay line 5 offset field (DLY_OFFSET_5) and delay line 5 register value (DLY_REG_5). 0 Delay line 5 value is a quarter of a cycle (measured) plus or minus the delay line 5 correction factor field. 1 Bypass mode: Delay line 5 value is the value of delay line 5 register field (skipping the measurement).
30-24	Reserved

Field	Description
23-16 DLY_OFFSET_5	This field is the delay line 5 offset value. The offset value is used only if SEL_DLY_REG_5 is cleared. The offset value is used to compensate process-dependent misalignments between the DQS signal and the corresponding read data (in number of small delay intervals). The field represents positive and negative numbers using twos complement representation. This allows positive and negative offsets from the quarter cycle measured value. For example, to add 3 delay units to the measured delay, set this field to 00000011, to subtract 3 delay units, set it to 11111101.
15-8 DLY_ABS_OFFSET_5	Absolute delay offset. This field decides the specific delay line absolute delay in fraction of a cycle terms. The fraction is process and frequency independent. The delay for the delay line would be (DLY_ABS_OFFSET_5 / 512) * tCK. So for the default value of 128 we get a quarter cycle delay. In Bypass mode (SEL_DLY_REG_5 = 1), this register has no effect on the delay. **Note:** Not all changes will have effect on the actual delay. If the requested change is smaller then the delay line resolution (1 delay unit, which varies between 20 pSec in the best case to 50 pSec in the worst case), then no change will occur. Remark: Updating this field requires two cycles to update in the delay line.
7-0 DLY_REG_5	This field is the delay (in number of buffer units) that is used by delay line 5, if the SEL_DLY_REG_5 bit is set. Since the delay is process, temperature and voltage dependent, for a given value of this filed we get different delay values. This field contains only positive numbers.

21.3.3.6 MDDR Delay Line Cycle Length Debug Register (ESDCDLYL)

This read-only register's value represents the number of inverters required to achieve a delay of one clock cycle, as a function of the IC conditions (temperature, voltage, frequency, process). The reset value is unknown, because after reset the register value is updated from the measured delay. The bit assignments for the register are shown in Figure 21-23 and the field descriptions for the bit assignments are listed in Table 21-14.

Offset 0x0034 (ESDCDLYL) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	QTR_CYCLE_LENGTH							
W																
Reset	0	0	0	0	0	0	0	0	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

Figure 21-23. MDDR Delay Line Cycle Length Debug Register

Table 21-14. Enhanced MDDR Delay Line Cycle Length Debug Register (ESDCDLY1) Field Descriptions

Field	Description
31-8	Reserved, read as 0
7-0 QTR_CYCLE_LENGTH	This debug register shows the number of delay intervals that are being used to create the needed delay for Delay Line 5 (for write operations). Changes to the DLY_ABS_OFFSET_5 or DLY_OFFSET_5 fields of the ESDCDLY5 register cause this value to change, as long as the minimal or maximal delay is not reached.

21.4 Functional Description

The ESDRAMC's general operating characteristics are addressed in this section, including the following topics:

- Section 21.4.1, "Enhanced SDRAM Controller Optimization Strategy"
- Section 21.4.2, "Address Multiplexing"
- Section 21.4.3, "Multiplexed Address Bus During Precharge or Load Mode Registers Modes"
- Section 21.4.4, "Refresh"
- Section 21.4.5, "Low Power Operating Modes"
- Section 21.4.6, "SDRAM (SDR and LPDDR) Command Encoding"

In Section 21.4.7, "Normal Read/Write Mode" through Section 21.4.11, "Load Mode Register Mode," the different ESDRAMC operating modes are described. The discussion includes details on basic operation, relationship to SDRAM/LPDDR operating modes, and any special precautions which need to be observed. State and timing diagrams are included where appropriate.

The enhanced SDRAM controller is designed to support a broad range of broad range of JEDEC standard SDRAM/LPDDR configurations including devices of 64-, 128-, 256-, 512-Mbit, 1-Gbit and 2-Gbit densities. Given the physical size constraints of the target applications, the design support memory devices with data widths of 16 and 32 bits. Table 21-15 summarizes the devices supported by the design. Only 4-bank devices are supported. 133-MHz system bus operation is possible with PC133-compatible single– or double–data rate memory devices.

Table 21-15. JEDEC Standard Single/Double–Data Rate SDRAMs

	SDRAM Configurations—4-Bank Devices											
Size	64 MBit		128 MBit		256 MBit		512MBit[1]		1-GBit[1]		2-GBit[1]	
Bus size	16	32	16	32	16	32	16	32	16	32	16[2]	32
Depth	4M	2M	8M	4M	16M	8M	32M	16M	64M	32M	N/A	64M
Refresh Rows	4096	4096	4096	4096	8192	8192	8192	8192	16384	16384	N/A	16384
Refresh rate (us)	15.6	31.25	15.6	15.6	7.81	7.81	7.81	7.81	3.91	3.91	N/A	3.91
Refresh cycles	2	1	2	2	4	4	4	4	8	8	N/A	8
Row Address	12	11	12	12	13	13	13	13	14	14	N/A	14
Col. Address	8	8	9	8	9	8	10	9	10	9	N/A	10

[1] Not ratified by JEDEC, row-column organization may change.
[2] 2 -Gbit SDRAM/LPDDR (16-bit) are not supported/available.

21.4.1 Enhanced SDRAM Controller Optimization Strategy

SDRAM (SDR and LPDDR) memories provide high speed access by hiding the latency of consecutive memory accesses through a pipeline interface architecture. The resulting high bandwidth is achieved with a rather complex command interface and a large number of timing constraints that must be kept by the memory controller.

SDRAM, LPDDR and memories are organized in several independent banks. By issuing a row address and bank number to the memory device, the corresponding memory page is activated (opened). Consecutive READ commands (together with the column address) into this memory page (same row address) have a low latency. Accessing another page in the same bank requires closing the open page by a precharge command, followed by the activation (ACTIVE command) of the new memory page (new row address).

Figure 21-24 and Figure 21-25 show examples of SDR and LPDDR SDRAM read bursts. Initially the cell in [COL a, ROW a] is active/open. Accessing the cell position [COL b, ROW b] requires first closing the old cell in [COL a, ROW a], which is done with a PRECHARGE command (P in the figure). Then the access row address (ROW b) can be activated (A in the figure) before the column address (COL b) is passed (READ command R). Timing restrictions are as follows:

- The ACTIVE command can be issued only tRP cycles after the PRECHARGE command.
- The READ command can be issued only tRCD cycles after the ACTIVE command.
- The first data is available only tCAS cycles after the READ command has been issued.

Hence, in those examples a 4-word (8-word in LPDDR is converted to 4-word with twice data width) read burst requires 9 cycles (6 cycles latency from the PRECHARGE command to the first word on the external bus) or 6-1-1-1. A read access from an already-open row is shown as well: the read burst from target cell [ROW b, COL c] onward takes only 5 cycles (2 cycles latency from the READ command to the first word on the external bus) or 2-1-1-1.



Figure 21-24. SDR SDRAM Read Burst Command Sequence Example



Figure 21-25. LPDDR SDRAM Read Burst Command Sequence Example

Since the ESDRAMC handles two devices that both feature 4 independent memory banks, there are opportunities for the controller to optimize the access timing of consecutive memory accesses by hiding as much as possible the latency of the first data word in a burst. Table 21-16 summarizes cases where latency hiding is possible.

Table 21-16. Possibilities for Latency Hiding

Current Burst Access	Next Burst Access
SDRAM bank *x*	SDRAM bank *y*

Table 21-16. Possibilities for Latency Hiding (Continued)

Current Burst Access	Next Burst Access
SDRAM bank *x* (row *y*, col *z*)	SDRAM bank *x* (row *y*, col *w*)
LPDDR SDRAM bank *x*	LPDDR SDRAM bank *y*

Figure 21-26 (SDR) and Figure 21-27 (LPDDR) show the no-optimization (MIF1) and medium-level optimization (MIF2) strategies, respectively. For SDR SDRAM each strategy, two examples for two consecutive read accesses are given:

- An 8-word burst from the SDRAM with CAS latency of 2 cycles followed by an 8-word burst from the same bank and row (different column) with CAS latency of 2 cycles.
- An 8-word burst from one bank in the SDRAM followed by an 8-word burst from a different bank to the same SDRAM.



Figure 21-26. SDR SDRAM Optimization Strategies - MIF1 and MIF2 Examples

For LPDDR SDRAM each strategy, one example for two consecutive read accesses is given:

- a 8-word burst from one bank in the LPDDR SDRAM followed by a 8-word burst from a different bank to the same LPDDR SDRAM.



Figure 21-27. Mobile LPDDR SDRAM Optimization Strategies—MIF1 and MIF2 Examples

21.4.1.1 MIF1—No Optimization/Sequential Accesses

This is the non-optimized case shown in Figure 21-26 and Figure 21-27. The first memory command of a new access is sent to the memory only after the previous access is completed, for example, the last data word of a burst has been read or written. It can be seen in this example that although the 2 memory accesses follow with no delay between them, the bandwidth usage for the command (address) and data busses is far from being optimal. This no optimization/ sequential accesses occurs in the following cases;

- Only one master active/present in a given system - in this case only sequential commands are possible since the given master need to receive/send (read/write) all data's for one access before it can proceed to the next access, for example, command anticipation is not possible.
- Low density accesses, such as non-overlapped/consecutive/continuous requests, means that the next SDRAM request starts after the previous request is completed. In this low SDRAM utilization only sequential accesses occurs.
- Large number of SINGLE or INCR (aborted after one data) accesses instead of burst type accesses. SINGLE/INCR see the AMBA AHB bus protocol.
- The LHD (latency hiding disable) bit is set.

21.4.1.2 MIF2—Medium Level Optimization/Command Anticipation

This strategy is shown in Figure 21-26 and Figure 21-27. As soon as the address and command bus (referred to as the SDRAM control bus) is no longer used for issuing the previous memory access command, the controller can use this bus to start issuing the PRECHARGE/ACTIVE commands for the next scheduled memory access while the previous one is still active on the data bus. Two conditions limit the use of this optimization at a given time:

- Memory timing constraints must not be violated.

- The execution of the previous command should not be affected (for example, truncated).

This approach allows for hiding a part of the latency for the first data word or even the complete hiding of the latency in case that the burst length exceeds the maximal command sequence length.

21.4.1.3 Latency Hiding

The ESDRAMC optimization is based on command anticipation (MIF2), so that the next access control phase (memory address and command) is driven during the previous access data phase (data flow from/to the memory). This creates an overlap between accesses which hides part or all of the latency. Additional optimization (not implemented in the ESDRAMC module) can be achieved by control phase interleaving: during idle cycles in the control phase (caused by the memory timing constraints like tRP and tRCD) two accesses' control phases can be interleaved so the latency is fully hidden. The ESDRAMC optimization can occur only in a multi-master system with a high SDRAM utilization (that is, a high density of accesses).

The ESDRAMC module optimizes data bus utilization in accesses to memory according to the system initial configuration. Some examples for different memory/access conditions are as follows.

The timing diagrams in Figure 21-28 and Figure 21-29 show latency hiding for SDR and mobile DDR respectively in the case where a read miss is followed by a read hit. In Figure 21-28, the miss burst read from bank A in SDR memory is followed by a hit burst read request from the same chip select. The second READ command is issued during the first access data phase, so the first data of the second access (D10) is valid immediately after the last data of the first access (D4 for the SDR and D8 for the LPDDR). The CAS latency (tCAS) is set to 2 cycles. The second access latency is fully hidden during the first access data phase.



Figure 21-28. SDR Simple Read after Read Latency Hiding Timing Diagram

Figure 21-29 shows the case where a miss burst read from bank A in one mobile / low power DDR memory device is followed by a hit burst read request from another LPDDR on the other chip select. In this case, an empty cycle is needed on the data bus to prevent contention of DQS signals from two different LPDDRs

on two different chip selects (contention between the last two data cycles of the first transfer and the preamble of the second transfer).



Figure 21-29. Mobile DDR Simple Read After Read Latency Hiding Timing Diagram

The timing diagrams in Figure 21-30 and Figure 21-31 show latency hiding for SDR and mobile DDR memories respectively in case a burst read to CSD0 is followed by a miss burst write access to CSD1. In the SDR case (Figure 21-30), both CSD burst lengths are 4; while in the LPDDR case the burst lengths are 8 but from the system point of view appear as burst length 4 with double bus width. Due to command anticipation the second access latency is fully hidden during the first access data phase. The first WRITE command to CSD1 (D10) is issued immediately after the last data from CSD0 (D4 for SDR and D8 for LPDDR), even though the access to CSD1 is a miss access CSD0 CAS latency is set to 3 cycles in these examples.



Figure 21-30. SDR Miss Write to CSD1 after Read from CSD0



Figure 21-31. Mobile DDR Miss Write to CSD1 after Read from CSD0

21.4.2 Address Multiplexing

21.4.2.1 Multiplexed Address Bus

Table 21-17 illustrates several examples on how a CPU address is scrambled by the enhanced SDRAM controller to implement a contiguous address space.

Table 21-17. CPU to SDRAM/LPDDR Translation

CPU ADDRESS	16-bit SDRAM[1]	32-bit SDRAM[1]
A25	-	BA1
A24	BA1	BA0
A23	BA0	R11
A22	R11	R10
A21	R10	R9
A20	R9	R8
A19	R8	R7
A18	R7	R6
A17	R6	R5
A16	R5	R4

Table 21-17. CPU to SDRAM/LPDDR Translation (Continued)

CPU ADDRESS	16-bit SDRAM[1]	32-bit SDRAM[1]
A15	R4	R3
A14	R3	R2
A13	R2	R1
A12	R1	R0
A11	R0	C9
A10	C9	C8
A9	C8	C7
A8	C7	C6
A7	C6	C5
A6	C5	C4
A5	C4	C3
A4	C3	C2
A3	C2	C1
A2	C1	C0
A1[2]	C0	—
A0[3]	—	—

1 For the SDRAM example a memory configuration with 10 columns and 12 rows is illustrated. The address translation is based on the following concept, COLUMN - ROW - BANK.

2 CPU A1 defines how the data masks are driven—it is used as the byte enable for non-word accesses. This bit has a regular/normal use only in case of 16-bit memory, while CPU A0 defines the 2 bytes (low and high) in the 16-bit word.

3 CPU A0 defines how the data masks are driven— it is used as the byte enable for non-word accesses to 32-bit memory devices. Both CPU A0 and A1 define the 4 bytes in the 32-bit word.

4. Legend: C=COLUMN, S=SEGMENT, R=ROW, BA=BANK

The enhanced SDRAM controller multiplexed address bus is aligned to the column addresses so that address line A1 always appears on pin MA0 for 16-bit memory devices and A2 always appears on MA0 for 32-bit memory devices. With this alignment, the “folding point” in the multiplexer is driven solely by the number of column address bits. Column bus widths of 8 to 11 bits are supported. Table 21-18 summarizes the multiplex options supported by the controller for 16 and 32-bit devices respectively. Column addresses through A10 are driven regardless of the multiplexer configuration, although some of the lines are unused for the smaller page sizes.

Table 21-18. Address Multiplexing by Column/Row Width for 16-bit Devices

Device Pins	ESDRAMC Pins	16-bit SDR and LPDDR SDRAM Memory Device									
		64 Mbit		128 Mbit		256 Mbit		512 Mbit		1 Gbit	
		8 col 12 row		9 col 12 row		9 col 13 row		10 col 13 row		10 col 14 row	
		Col	Row	Col	Row	Col	Row	Col	Row	Col	Row
BA1	BA1	A22	A22	A23	A23	A24	A24	A25	A25	A26	A26
BA0	BA0	A21	A21	A22	A22	A23	A23	A24	A24	A25	A25
MA13	MA13	—	—	—	—	—	—	—	—	—	A24
MA12	MA12	—	—	—	—	—	A22	—	A23	—	A23
MA11	MA11	—	A20	—	A21	—	A21	—	A22	—	A22
MA10	MA10	—	A19	—	A20	—	A20	—	A21	—	A21
MA9	MA9	—	A18	—	A19	—	A19	A10	A20	A10	A20
MA8	MA8	—	A17	A9	A18	A9	A18	A9	A19	A9	A19
MA7	MA7	A8	A16	A8	A17	A8	A17	A8	A18	A8	A18
MA6	MA6	A7	A15	A7	A16	A7	A16	A7	A17	A7	A17
MA5	MA5	A6	A14	A6	A15	A6	A15	A6	A16	A6	A16
MA4	MA4	A5	A13	A5	A14	A5	A14	A5	A15	A5	A15
MA3	MA3	A4	A12	A4	A13	A4	A13	A4	A14	A4	A14
MA2	MA2	A3	A11	A3	A12	A3	A12	A3	A13	A3	A13
MA1	MA1	A2	A10	A2	A11	A2	A11	A2	A12	A2	A12
MA0	MA0	A1	A9	A1	A10	A1	A10	A1	A11	A1	A11

Table 21-19. Address Multiplexing by Column/Row Width for 32-bit Devices

Device Pins	ESDRAMC Pins	32-bit SDR and LPDDR SDRAM Memory Device											
		64Mbit		128Mbit		256Mbit		512Mbit		1Gbit		2 Gbit	
		8 col 11 row		8 col 12 row		8 col 13 row		9 col 13 row		9 col 14 row		10 col 14 row	
		Col	Row	Col	Row	Col	Row	Col	Row	Col	Row	Col	Row
BA1	BA1	A22	A22	A23	A23	A24	A24	A25	A25	A26	A26	A27	A27
BA0	BA0	A21	A21	A22	A22	A23	A23	A24	A24	A25	A25	A26	A26
MA13	MA13	—	—	—	—	—	—	—	—	—	A24	—	A25
MA12	MA12	—	—	—	—	—	A22	—	A23	—	A23	—	A24
MA11	MA11	—	—	-	A21	—	A21	—	A22	—	A22	—	A23

Table 21-19. Address Multiplexing by Column/Row Width for 32-bit Devices (Continued)

Device Pins	ESDRAMC Pins	32-bit SDR and LPDDR SDRAM Memory Device											
		64Mbit		128Mbit		256Mbit		512Mbit		1Gbit		2 Gbit	
		8 col 11 row		8 col 12 row		8 col 13 row		9 col 13 row		9 col 14 row		10 col 14 row	
		Col	Row	Col	Row	Col	Row	Col	Row	Col	Row	Col	Row
MA10	MA10	—	A20	—	A20	—	A20	—	A21	—	A21	—	A22
MA9	MA9	—	A19	—	A19	—	A19	—	A20	—	A20	A11	A21
MA8	MA8	—	A18	—	A18	—	A18	A10	A19	A10	A19	A10	A20
MA7	MA7	A9	A17	A9	A17	A9	A17	A9	A18	A9	A18	A9	A19
MA6	MA6	A8	A16	A8	A16	A8	A16	A8	A17	A8	A17	A8	A18
MA5	MA5	A7	A15	A7	A15	A7	A15	A7	A16	A7	A16	A7	A17
MA4	MA4	A6	A14	A6	A14	A6	A14	A6	A15	A6	A15	A6	A16
MA3	MA3	A5	A13	A5	A13	A5	A13	A5	A14	A5	A14	A5	A15
MA2	MA2	A4	A12	A4	A12	A4	A12	A4	A13	A4	A13	A4	A14
MA1	MA1	A3	A11	A3	A11	A3	A11	A3	A12	A3	A12	A3	A13
MA0	MA0	A2	A10	A2	A10	A2	A10	A2	A11	A2	A11	A2	A12

21.4.2.2 Bank Addresses

Bank address connections are summarized in Table 21-20. Bank addressing utilizes the most-significant addresses to specify the active bank, the actual bits being dependent on the density of the memory system. Page size and density for a number of potential configurations are documented in Table 21-20. For undocumented configurations, the Equation 21-1 and Equation 21-2 can be used to calculate page size and density.

$$\text{Page Size (bytes)} = 2^{\#\text{ Column address bits}} \times (\text{Memory width in bits} / 8) \qquad \textit{Eqn. 21-1}$$

$$\text{Density (bytes)} = 2^{(\#\text{Column Address Bits} + \#\text{ Row Address Bits})} \times (\text{Memory width in bits} / 2) \qquad \textit{Eqn. 21-2}$$

Table 21-20. Bank Address Bit Assignment

Density (Bytes)	Page Size (Bytes)	BA1	BA0
8 Mbytes	X	A22	A21
16 Mbytes		A23	A22
32 Mbytes		A24	A23
64 Mbytes		A25	A24
128 Mbytes		A26	A25
256 Mbytes		A27	A26

21.4.3 Multiplexed Address Bus During Precharge or Load Mode Registers Modes

During precharge or load mode registers modes (SMODE = 0b001 or 0b010) there is no address shifting, so that CPU address A0 is mapped to MA0 for all memory widths. For example, to drive the MA10 bit (PRECHARGE ALL command) the CPU A10 bit is required to be set (for both 16- or 32-bit external devices). The same logic is valid for the load mode register command, as shown in the initialization routine example in Section 21.5.4.1, “SDRAM Initialization”.

Byte accesses are required during precharge and load mode register modes, since the address can be nonaligned depending on the load mode register data.

21.4.4 Refresh

The ESDRAMC hardware satisfies all SDRAM refresh requirements based on initial configuration by the user software. 0,1,2,4,8 or 16 refresh cycles are scheduled at 31.25 µs (nominal 32 kHz clock) intervals, providing 0,2048,4096,8192,16384 or 32768 refresh cycles every 64 ms. The refresh rate is programmed through the REFR field in the ESDCTL0 and ESDCTL1 registers. Each array can have a different rate, allowing a mix of SDRAM/LPDDR devices, or different SDRAM densities. Refresh is disabled by hardware reset.

A refresh request is made pending at each rising edge on the 32 kHz clock. In response to this request, the hardware gains control of the SDRAM as soon as any in-process bus cycle completes. Once it has gained control of the memory, commands are issued to precharge all banks. Following a row precharge delay (t_{RP}), an AUTO REFRESH command is issued. At t_{RC} intervals, additional auto-refresh cycles are issued until the specified number of cycles have been run. Figure 21-32 illustrates two refresh sequences. Burst transfers in progress when the refresh request arrives are allowed to complete prior to the refresh operation. SDRAM bus accesses queued after the refresh request are held off until the refresh completes.



Figure 21-32. Hardware Refresh Timing Diagram

In Figure 21-33, an access is queued just as the refresh begins. This cycle is delayed until the precharge and single refresh (REFR=01) cycles are run. Bus cycles targeted to other memory or peripheral devices are allowed to progress normally while the refresh is in progress. None of the pins shared between the SDRAM and other devices are required for the refresh operation.

NOTE

Because refresh commands (requires all banks to be in idle state, achieved by precharge-all) are issued automatically by the enhanced SDRAM controller at each 32 kHz clock, address bit A10 (for both 16- and 32-bit devices) cannot be shared with other peripherals' address bus in the system.



Figure 21-33. Hardware Refresh with Pending Bus Cycle Timing Diagram

21.4.5 Low Power Operating Modes

The following section describes the low power operating modes of the ESDRAMC. Table 21-21 summarizes the low power modes supported by the ESDRAMC for SDRAM and LPDDR devices.

Table 21-21. ESDRAMC Low Power Operating Modes

System Operating Mode	Memory Device Low Power Operating Mode	Wake-Up Penalty (SDRAM Device)	Wake-Up Penalty (LPDDR Device)
Run	Power-down mode	1 clock cycle	tXP
Run	Precharge bank(s)	1 clock cycle	1 clock cycle
Run	Manual self-refresh mode	2 refresh periods	tXS + 2 refresh periods
Stop	Self-refresh mode	2 refresh periods	tXS + 2 refresh periods

21.4.5.1 Self-Refresh Mode for SDRAM/LPDDR Devices

The controller puts external memory in self-refresh mode in response to a p_lpmd request from the clock controller module (CCM). When done, the controller sends a low power acknowledge (lpack) signal to the CCM. If the controller is busy when the p_lpmd request is received, it first finishes the received accesses and then puts the memory in self-refresh mode.

Figure 21-34 and Figure 21-35 show timing for entering and exiting self-refresh mode, respectively.



Figure 21-34. SDRAM/LPDDR Enter Self-Refresh Mode During System STOP Mode



Figure 21-35. SDRAM/LPDDR Exit Self-Refresh Mode during System STOP Mode

21.4.5.2 Manual Self-Refresh Mode for SDRAM/LPDDR Devices

This operating mode allows the software to control a self-refresh mode entry of the external SDRAM/LPDDR device. When this mode is selected (SMODE=100 in the respective CSD control register) and refresh is enabled the enhanced SDRAM controller will complete any active access and a self-refresh command to the external device is issued. No access is allowed to the respective CSD during manual self-refresh mode. If refresh has not been enabled, the enhanced SDRAM controller places the memory in a low power consumption mode known as power-down.

NOTE

- A manual precharge-all should be initiated by the user before a manual self-refresh.

- SDCLK stops only if both chip selects are in manual self-refresh mode, so that one chip select can be used while the other is in manual self-refresh (in case that both chip selects are in use).

Manual self-refresh mode is exited by changing SMODE bits in the respective chip select control register to select a different operating mode. When a different mode is selected, the controller takes the SDRAM device out of self-refresh mode and begins issuing auto-refresh cycles (if refresh has been enabled).

Figure 21-36 and Figure 21-37 show timing for entry and exit from manual self-refresh mode, respectively.



Figure 21-36. Manual Self-Refresh Entry Timing Diagram



Figure 21-37. Manual Self-Refresh Exit Timing Diagram

21.4.5.3 Power-Down Modes

If the SDRAM/LPDDR memory utilization is low, the ESDRAMC can reduce power consumption by putting the SDRAM/LPDDR into power-down mode. Power-down mode for CSD*n* is activated by programming the PWDT bits in the ESDCTL*n* register (*n* = 0,1). In power-down mode the ESDRAMC automatically issues the refresh commands to the SDRAM/LPDDR memories at the rate defined by the SREFR bits in the corresponding ESDCTL*n* register.

The two power-down modes are discussed in Section 21.4.5.3.1, “Precharge Power-Down Mode’ and Section 21.4.5.3.2, “Active Power-Down Mode,” respectively. The distinguishing factor between the two

is whether banks remain active while the clock is stopped. Active power-down allows banks to remain activated, while precharge power-down does not.

21.4.5.3.1 Precharge Power-Down Mode

Programming PWDT[1:0] = 01 in the ESDCTL*n* register causes the ESDRAMC to place the memories in power-down mode any time the controller detects that no banks are active. This mode is useful in applications where a memory array is accessed infrequently, and the chances of more than one access to the same page are minimal.

Reading or writing to memory activates a page within the addressed bank. Reset, software generated precharge, and hardware initiated refresh are three ways to close an active bank. The periodically occurring refresh is the normal means that invokes the power-down mode. At each refresh interval, all banks are closed by a precharge all command, followed by the refresh operation. The controller then issues the power-down command to the memories. A few cycles of delay are incurred with the first read or write cycle in order to restart the clocks, but only on the first cycle. After that, the clocks continue to run until the next refresh operation or until any active banks are manually precharged.

Page misses on read and write cycles cause the addressed bank to be closed (precharged) and a new page opened within the bank. This operation does not cause the clocks to stop, nor does manually precharging only a single bank within the memory. All banks within the memory must be inactive before the power-down mode is invoked.

Power-down mode occurs if the CKE is registered low coincident with a NOP or COMMAND INHIBIT, when no accesses are in progress. Entering power-down will deactivate the input and output buffers (excluding CKE) of the device. The power-down mode state is exited by registering a NOP or COMMAND INHIBIT and CKE is high at the desired clock edge.

NOTE

Because the ESDRAMC does not issue auto precharge commands to the SDRAM, the software is responsible to issue a precharge all command in order to enter precharge power-down mode, to wait for precharge timer (PRCT) to close/precharge all active banks, or to wait for the next refresh cycle in order to enter this low power mode. (During the refresh cycle, the ESDRAMC automatically issues the precharge all command).

Figure 21-38 and Figure 21-39 illustrate timing for SDR SDRAM power-down mode entry and exit respectively. Figure 21-40 and Figure 21-41 illustrate timing for LPDDR SDRAM power-down mode entry and exit respectively.



Figure 21-38. SDR SDRAM Precharge Power-Down Mode Entry Timing Diagram



Figure 21-39. SDR SDRAM Precharge Power-Down Mode Exit Timing Diagram



Figure 21-40. Mobile DDR SDRAM Precharge Power-Down Mode Entry Timing Diagram

Power-down mode for several LPDDRs require the clock CK (and $\overline{CK}$) to continue running. (The PWR_CK_EN (power-down clock enable for mobile/low power DDR SDRAM) should be set to 1 in order to enable this option)



Figure 21-41. Mobile DDR SDRAM Precharge Power-Down Mode Exit Timing Diagram

21.4.5.3.2 Active Power-Down Mode

Active power-down mode is selected whenever PWDT[1:0] = 1*n*. In this mode the SDCLK is stopped after a selectable delay from the last access to the array. Active banks are not closed prior to disabling the SDRAM/LPDDR clock. Either 64 (PWDT[1:0] = 10) or 128 (PWDT[1:0] = 11) cycle delays are possible. SDRAM/LPDDR clocks are counted from the end of the last read or write access. Subsequent read accesses, write accesses, and self-refresh modes reset the counter. Auto-refresh cycles do not affect the counter: however, if the counter expires during a refresh operation the clock is disabled immediately following the refresh.

Figure 21-42 and Figure 21-43 are timing diagrams for entry and exit of SDR and LPDDR SDRAM active power-down modes.



Figure 21-42. SDR SDRAM Active Power-Down Mode Timing Diagram



Figure 21-43. Mobile DDR SDRAM Active Power-Down Mode Timing Diagram

Power-down mode for several mobile DDRs require the clock CK (and $\overline{CK}$) to continue running. The PWR_CK_EN (power-down clock enable for mobile DDR SDRAM) should be set to 1 in order to enable this option.

21.4.5.4 Precharge Bank(s)—Low Power Mode

"Closing" (due to PRECHARGE command) the last used/open row in any non active bank within a chip select reduces the power consumption of the external memory device. The power saving is device dependent, and one should consult/examine the external memory device specification for more details on power consumption reduction. The precharge bank is activated if PRCT is enabled. A PRECHARGE command is issued after 2xPRCT HCLK cycles of no activity to one of the SDRAM/LPDDR banks. The number of cycles before the PRECHARGE command is issued depends on the command bus ($\overline{WE}$, $\overline{RAS}$, $\overline{CAS}$ and CSD) availability (meaning there is no active access to other bank) and the memory timing parameters.

21.4.5.5 LPDDR Frequency Change

To change the frequency in a LPDDR-based system the following can be used to ensure the DDRC delay line locks to the new frequency:

1. Issue PRECHARGE ALL command.
2. Put the external memories into self-refresh operating mode.
3. Change the system frequency.
4. Reset the delay line, by setting the MDDR_DL_RST bit in the enhanced SDRAMC miscellaneous register.
5. Wait about 4500 HCLK cycles for the delay line to lock on the new frequency.
6. Exit self-refresh mode.

After the above steps are performed the LPDDR is ready for normal operation at the new frequency.

21.4.6 SDRAM (SDR and LPDDR) Command Encoding

Table 21-22 summarizes the command encoding utilized by this controller. These commands represent a subset of the commands defined by the JEDEC standard.

Table 21-22. SDRAM (SDR and LPDDR) Command Encoding

Function	Symbol	CKE *n*-1	CKE *n*	CS	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	A11	A10	BA[1:0]	A[13:0]
Deselect	DSEL	H	X	H	X	X	X	X	X	X	X
No Operation	NOP	H	X	L	H	H	H	X	X	X	X
Read	READ	H	X	L	H	L	H	V	L	V	V
Write	WRIT	H	X	L	H	L	L	V	L	V	V
Bank activate	ACT	H	X	L	L	H	H	V	V	V	V
Burst terminate[1]	TBST	H	X	L	H	H	L	X	X	V	X
Precharge select bank	PRE	H	X	L	L	H	L	V	L	V	X
Precharge all banks	PALL	H	X	L	L	H	L	X	H	X	X
Auto-refresh	CBR	H	X	L	L	L	H	X	X	X	X

Table 21-22. SDRAM (SDR and LPDDR) Command Encoding (Continued)

Function	Symbol	CKE *n*-1	CKE *n*	CS	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	A11	A10	BA[1:0]	A[13:0]
Self-refresh entry	SLFRSH	H	L	L	L	L	H	X	X	X	X
Self-refresh exit	SLFRSHX	L	H	H	X	X	X	X	X	X	X
Power-down entry	PWRDN	H	L	X	X	X	X	X	X	X	X
Power-down exit	PWRDNX	L	H	H	X	X	X	X	X	X	X
Load mode register[2]	MRS	H	X	L	L	L	L	L	L	V	V

[1]For mobile DDR, applies only to read bursts (with auto-precharge disabled).
[2]BA0-BA1 select either the mode register, the extended mode register or the low power extended mode register.

21.4.6.1 Reset

Assertion of the $\overline{RST}$ signal initializes the controller into the idle state, and disables the module. While disabled, the controller remains in the idle state with the internal clocks stopped. The reset state of the control register allows for basic read/write operations sufficient to fetch the reset vector and execute the initialization code. A complete initialization of the controller should be performed as part of the start-up code sequence.

Read/write cycles, refresh and low-power mode requests, and power-down timeouts will all trigger transitions out of the idle state. As shown in the simplified enhanced SDRAM controller state diagram in Figure 21-44, state transitions due to a read or write request depend on the operating mode. Other transitions require the corresponding function to be enabled in the ESDCTL*n* registers. Some state transitions have been removed from the figure to minimize complexity and allow an easier understanding of the basic controller operation.



Figure 21-44. Simplified ESDRAMC State Diagram

21.4.6.2 Warm Reset

Warm reset enables the user to reset the ESDRAMC without affecting the data in external SDR/DDR memories. The warm reset is fired by using the warm reset signal (that would be kept high during warm reset inside the ESDRAMC). This signal is latched while exiting reset, which causes ESDRAMC internal logic to keep CKE signals at low level, thus ensuring the self-refresh configuration of the outside device preserved until CS_EN is configured in the ESDCTL*n* registers.

The warm_reset signal to EMI should be driven high before reset is fired. Figure 21-45 shows the signal definitions at the EMI boundary level.

NOTE

The wakeup acknowledge (wack) signal to the watchdog module is set to low after warm reset (that is, the wack reset value is low), and remains low until an internal counter counts 7 CKIL cycles. Access to the DDR external device is blocked during this time interval. This delay of about 220 µsec can be avoided by using regular reset along with warm reset, as shown in Figure 21-45.



Figure 21-45. Warm Reset Timing Diagram

Figure 21-46 and Figure 21-47 describe the flow to enter self-refresh mode before and during warm reset, as well as ESDRAMC configuration when exiting warm reset.



Figure 21-46. Self-Refresh Entry Before warm_reset Assertion



Figure 21-47. Self-Refresh Exit After Warm Reset Assertion

21.4.7 Normal Read/Write Mode

The normal read/write mode (SMODE[2:0] = 000) is used for general read and write accesses (AHB-lite compatible) to the SDRAM/LPDDR. Single and read burst accesses are supported for both SDRAM/LPDDR memories (although bursts requests are limited as shown in Table 21-23). For SDRAM/LPDDR memories single and burst write accesses are supported as well.

Table 21-23. SDRAM/LPDDR Burst Access Support

Internal AHB Word Access (32 bit)		External Memory Device[3]						Description
		16-bit			32-bit			
HBURST	TYPE	BL=4	BL=8	BL=FP	BL=4	BL=8	BL=FP[2]	
000	SINGLE[1,2]	No	Yes	Yes	Yes	Yes	Yes	Single transfer
001	INCR	No	Yes	Yes	Yes	Yes	Yes	Incrementing burst
010	WRAP4	No	Yes	Yes	Yes	Yes	Yes	4-beat wrapping burst
011	INCR4	No	Yes	Yes	Yes	Yes	Yes	4-beat incrementing burst
100	WRAP8	No	Yes	Yes	Yes	Yes	Yes	8-beat wrapping burst
101	INCR8	No	Yes	Yes	Yes	Yes	Yes	8-beat incrementing burst
110	WRAP16	No	No	No	No	No	No	16-beat wrapping burst
111	INCR16	No	No	No	No	No	No	16-beat incrementing burst

1 ESDRAMC only supports bursts of 32-bit (word size). Byte or half-word accesses are only supported for single transfers (HBURST type SINGLE). The ESDRAMC automatically splits the AHB bursts as a function of the external memory device according to the ESDCTL configuration register settings (size and burst length), in such a way that a continuous flow of data is obtained for both read or write bursts (see example in Table 21-24).

2 BL = Burst Length field in device mode register; FP = Full Page (wrap at external memory device ROW boundary). For both LPDDR 16 and 32-bit devices only BL=8 is supported

Read or write requests to the enhanced SDRAM controller initiate a check to see whether the page is already open. This check consists of comparing the requested address against the last row accessed within the corresponding bank. If the rows are different, a precharge has occurred since the last access, or there has never been an access to the bank, then the access must follow the “off-page” sequence. If the requested and last row match, the shorter “on-page” access is used. An off-page sequence must first activate the requested row, an operation which is analogous to a conventional DRAM $\overline{\text{RAS}}$ cycle. An activate cycle is the first operation depicted in Figure 21-48. During the activate cycle, the appropriate chip select is driven low, the row addresses are placed on the multiplexed address pins, the non-multiplexed addresses are driven to their respective values, the write enable signal is driven high, $\overline{\text{CAS}}$ is driven high, and $\overline{\text{RAS}}$ is driven low. These latter three pins form the SDRAM command word. The data bus is unused during the activate command.

Once the selected row has been activated, the read operation begins after the row to column delay (tRCD) has been met. This delay is either 2 or 3 clocks, as determined by the tRCD control field. During the read cycle, the chip select is once again asserted, the column addresses are driven onto the multiplexed address bus, the non-multiplexed addresses remain driven to the value presented during the activate cycle, the write enable signal is driven high (read), $\overline{\text{RAS}}$ is driven high, and $\overline{\text{CAS}}$ is driven low. After the CAS latency

has expired, data is transferred across the data bus. CAS latency is programmable via the tCAS control field. As data is being returned across the AHB, transfer acknowledge is asserted back to the CPU indicating that the CPU should latch data. While data is still on the bus, the enhanced SDRAM controller must begin monitoring transfer request since the CPU is free to issue the next bus request on the same edge that data is being latched.

Data transfers can be either single operand or a burst (WRAP or INCR) of up to a full page. Burst requests are designated as such by the HBURST bus indicating the length of the access, When HBURST equal to 0 a single access is required, otherwise the access is a burst of HBURST words.

SDRAM memories assume that all transfers are burst transfers unless terminated early. Burst transfers can be terminated by a variety of mechanisms: another read or write cycle, a precharge operation, or through a burst terminate command. Burst terminate commands are the general mechanism used by the ESDCTL for early burst termination, The burst terminate command is subject to the CAS latency and must be pipelined similar to the read command, as shown in Figure 21-48 through Figure 21-68.

NOTE

- The signals displayed in Figure 21-48 through Figure 21-68 are internal interface signals between the M3IF and the ESDRAMC.
- Figure 21-48 through Figure 21-68 are not cycle-accurate, and are only meant to show the external pins' activity relative to internal functionality. For cycle-accurate diagrams see Figure 21-70 through Figure 21-72.

SDRAM write cycles are different than read cycles in one important aspect. Whereas read data was delayed by the CAS latency, write data has no delay and is supplied at the same time as the write command. Figure 21-56 illustrates an off-page write cycle followed by one that hits on-page. Note that the write data is driven during the same clock that the write command is issued. A burst terminate command cancels the burst operation, but again without the CAS latency.

NOTE

ESDRAMC handles the HUNALIGN accesses in the following way. The M3IF module converts the original access address to a word align address to the ESDRAMC. The HBSTRB are used by the ESDRAMC to drive the correct value on the DQM signals to the external memory.



Figure 21-48. SDR and LPDDR Off-Page Single Read Timing Diagram (32-bit SDR and 16-bit LPDDR)



Figure 21-49. SDR and LPDDR On-Page Single Read Timing Diagram (32-bit SDR, 16-bit LPDDR)



Figure 21-50. SDR and LPDDR Off-Page Burst Read Timing Diagram (32-bit SDR, 16-bit LPDDR)



Figure 21-51. AHB 32-bit Read From LPDDR: Off-Page Burst Read Timing Diagram (32-bit SDR and LPDDR)



Figure 21-52. AHB 64-bit Read From LPDDR: Off-Page Burst Read Timing Diagram (32-bit SDR and LPDDR)



Figure 21-53. SDR and LPDDR On-Page Burst Read Timing Diagram (32-bit SDR, 16-bit LPDDR)



Figure 21-54. On-Page Burst Read Timing Diagram (16-bit SDR: 8-bit LPDDR is not Supported)



Figure 21-55. Off-Page Burst Read Timing Diagram (16-bit SDR; 8-bit LPDDR is not Supported)



Figure 21-56. SDR Off-Page Write Followed by On-Page Write Timing Diagram



Signals for LPDDR



Figure 21-57. LPDDR Off-Page Write Followed by On-Page Write Timing Diagram



Figure 21-58. Off-Page Burst Write Timing Diagram (32-bit Memory for SDR, 16-bit for LPDDR)



Figure 21-59. AHB 64-bit write to LPDDR: Off-Page Burst Write Timing Diagram (32-bit Memory)



Figure 21-60. AHB 32-bit write to LPDDR: Off-Page Burst Write Timing Diagram (32-bit Memory)



Figure 21-61. On-Page Burst Write Timing Diagram (32-bit Memory for SDR, 16-bit for LPDDR)



Figure 21-62. Off-Page Burst Write Timing Diagram—SDR 16-bit Memory (LPDDR 8-bit is not supported)



Figure 21-63. On-Page Burst Write Timing Diagram—SDR 16-bit Memory (LPDDR 8-bit memory is not supported)



Figure 21-64. SDR Single Write Followed by On-Page Read Timing Diagram



Figure 21-65. LPDDR Single Write Followed by On-Page Read Timing Diagram



Figure 21-66. SDR Single Read Followed by On-Page Write Timing Diagram



Figure 21-67. LPDDR Single Read Followed by On-Page Write Timing Diagram



Figure 21-68. SDR Burst Read Followed by On-Page Write Timing Diagram



Figure 21-69. LPDDR Burst Read Followed by On-Page Write Timing Diagram

21.4.7.1 SDR Cycle Accurate Enhanced SDRAM Controller Accesses

This section provides cycle accurate timing diagrams for several ESDRAMC (AMBA AHB-Lite) supported read and write accesses to both 16 and 32-bit data width SDR memory devices from only one master. This diagrams are provided to emphasis ESDRAMC performance for single master hit (ACTIVE row) requests. The CAS latency for all diagrams is 2 cycles and burst length is set to 4 words for 16-bit memory and 8 words for 32-bit memory.

21.4.7.1.1 Single Read Word Access to 16-bit Memory

The markers in Figure 21-70 marks the request access time, for example, the time period between HREADY goes LOW (the ESDRAMC starts to execute the request) and HREADY goes HIGH (the ESDRAMC request execution is completed).



Figure 21-70. Single on Page Read - Word Access to 16-bit Memory (Cycle Accurate)

21.4.7.1.2 Misaligned INCR4 Burst Read Access to 16-bit Memory

The markers in Figure 21-71 marks the request access time, for example, the time period between HREADY goes LOW (the ESDRAMC starts to execute the request) and HREADY goes HIGH (the ESDRAMC request execution is completed).

Two read commands are issued to the SDRAM memory, since the misaligned read burst crosses the 16-bit SDRAM (4 words) memory boundary. The read addresses are 0x04, 0x08, 0x0C, and 0x10. Without issuing the second read the last SDRAM data will come from address 0x00. The ESDRAMC issue the second read command in such a way (at a specific timing) so continuous data flow is obtained. There is no timing difference between an aligned and a misaligned access although the second one requires more commands.



Figure 21-71. Misaligned on Page INCR4 Burst Read Access to 16-bit Memory

21.4.7.1.3 Misaligned WRAP8 Burst Read Access to 32-bit Memory

The markers in Figure 21-72 marks the request access time, that is the time period between HREADY goes low (the ESDRAMC starts to execute the request) and HREADY goes high (the ESDRAMC request execution is completed).

Only one read command is issued to the SDRAM memory, since the misaligned read burst crosses the 32-bit SDRAM memory (8 words) boundary at the memory “natural” boundary. The read addresses are 0x04, 0x08, 0x0C, 0x10, 0x14, 0x18, 0x1C and 0x00. Without issuing the second read the last SDRAM data comes from address 0x00 since this is the “natural” 32-bit memory device boundary as well.



Figure 21-72. Misaligned WRAP8 Burst Read Access to 32-bit Memory

21.4.7.2 Single Write Word Access to 32-bit Memory

The markers in Figure 21-73 mark the request access time, for example, the time period between HREADY goes LOW (the ESDRAMC starts to execute the request) and HREADY goes HIGH (the ESDRAMC request execution is completed).



Figure 21-73. Single on Page Write - Word Access to 32-bit Memory (cycle accurate)

21.4.7.2.1 INCR4 Burst Write Word Access to 32-bit Memory

Two write commands are issued to the SDRAM memory, since the misaligned write burst crosses the 32-bit SDRAM (8 words) memory boundary. The write addresses are 0x14, 0x18, 0x1C, and 0x20. Without issuing the second write the last SDRAM data is written to address 0x00. The ESDRAMC issue the second write command in such a way (at a specific timing) so continuous data flow is obtained. There is no timing difference between an aligned and a misaligned access although the second one requires more commands. The markers in Figure 21-74 mark the request access time.



Figure 21-74. INCR4 Burst On Page Write—Word Access to 32-bit Memory (cycle accurate)

21.4.7.3 SDRAM Command Sequence for Burst Accesses

Table 21-24 show the commands that the ESDRAMC performs for WRAP and INCR accesses from the AHB. The controller splits the transaction when needed in cases that the access cross WRAP boundaries of the SDRAM. The memory is configured to 8-beat bursts (BL=8).

Unspecified INCR burst accesses are translated to single accesses to allow the burst to terminate at any length with no additional delays.

The number in the brackets represent the address for read command and the last burst address for BTERM command.

Table 21-24. SDRAM Command Sequence for Burst Accesses

Type	Bus	Address							
		0	4	8	C	10	14	18	1C
WRAP8	16-bit	READ(0) READ(10)	READ(4) READ(10) READ(0) BTERM(0)	READ(8) READ(10) READ(0) BTERM(4)	READ(C) READ(10) READ(0) BTERM(8)	READ(10) READ(0)	READ(14) READ(0) READ(10) BTERM(10)	READ(18) READ(0) READ(10) BTERM(14)	READ(1C) READ(0) READ(10) BTERM(18)
	32-bit	READ(0)	READ(4)	READ(8)	READ(C)	READ(10)	READ(14)	READ(18)	READ(1C)
INCR8	16-bit	READ(0) READ(10)	READ(4) READ(10) READ(20) BTERM(20)	READ(8) READ(10) READ(20) BTERM(24)	READ(C) READ(10) READ(20) BTERM(28)	READ(10) READ(20)	READ(14) READ(20) READ(30) BTERM(30)	READ(18) READ(20) READ(30) BTERM(34)	READ(1C) READ(20) READ(30) BTERM(38)
	32-bit	READ(0)	READ(4) READ(20) BTERM(20)	READ(8) READ(20) BTERM(24)	READ(C) READ(20) BTERM(28)	READ(10) READ(20) BTERM(2C)	READ(14) READ(20) BTERM(30)	READ(18) READ(20) BTERM(34)	READ(1C) READ(20) BTERM(38)
WRAP4	16-bit	READ(0)	READ(4)	READ(8)	READ(C)	READ(10)	READ(14)	READ(18)	READ(1C)
	32-bit	READ(0) BTERM(C)	READ(4) BTERM(10)	READ(8) READ(0) BTERM(4)	READ(C) READ(0) BTERM(8)	READ(10) READ(0) BTERM(C)	READ(14) READ(10) BTERM(10)	READ(18) READ(10) BTERM(14)	READ(1C) READ(10) BTERM(18)
INCR4	16-bit	READ(0)	READ(4) READ(10) BTERM(10)	READ(8) READ(10) BTERM(14)	READ(C) READ(10) BTERM(18)	READ(10)	READ(14) READ(20) BTERM(20)	READ(18) READ(20) BTERM(24)	READ(1C) READ(20) BTERM(28)
	32-bit	READ(0) BTERM(C)	READ(4) BTERM(10)	READ(8) BTERM(14)	READ(C) BTERM(18)	READ(10) BTERM(1C)	READ(14) READ(20) BTERM(20)	READ(18) READ(20) BTERM(24)	READ(1C) READ(20) BTERM(28)

21.4.8 Precharge Command Mode

The precharge command mode (SMODE = 0b001) is used during SDRAM/LPDDR device initialization, and to manually deactivate an active bank(s). While in this mode, an access (either read or write) to the SDRAM/LPDDR address space generate a precharge command cycle. SDRAM/LPDDR address bit A10 determines whether a single bank, or all banks, are precharged by the command. Accessing an address with the SDRAM/LPDDR address A10 low precharges only the bank selected by the bank addresses, as illustrated in Figure 21-75. Conversely, accesses with A10 high precharges all banks regardless of the bank address, as illustrated in Figure 21-76. Note that A10 is the SDRAM pin, not the A10 bit ARM address bus. Translation of the SDRAM A10 to the corresponding ARM address is dependent on the memory

configuration. The precharge command access is two clocks in length on the ARM, and one cycle to the SDRAM/LPDDR.



Figure 21-75. Precharge Specific Bank Timing Diagram



Figure 21-76. Precharge-All Banks Timing Diagram

21.4.9 Auto-Refresh Mode

The auto-refresh mode (SMODE=010) is used to manually request SDRAM/LPDDR refresh cycles and is normally used only during device initialization, since the ESDRAMC automatically generates refresh cycles when properly configured. The auto-refresh command (see Figure 21-77) refreshes all banks in the device, therefore the address supplied during the refresh command need only specify the correct SDRAM/LPDDR device. The lower address lines are a don't care. Either a read or write cycle may be used. If a write is used, the data is ignored and the external data bus is not driven. The cycle is 2 clocks on the ARM and a single clock to the SDRAM/LPDDR device.

The ESDRAMC does not guarantee that the SDRAM/LPDDR is in the idle state before the auto-refresh command is given. If one or more rows are active, a precharge-all command should be issued by the software prior to the auto-refresh command.



Figure 21-77. Software-Initiated Auto-Refresh Timing Diagram

21.4.10 Manual Self-Refresh Mode

The manual self-refresh mode (SMODE=100) is used to enter the SDRAM/LPDDR external device in self-refresh low power operating mode during the RUN system operating mode. Details regarding this operating mode are provided in Section 21.4.5.2, “Manual Self-Refresh Mode for SDRAM/LPDDR Devices”.

21.4.11 Load Mode Register Mode

Load mode register mode (SMODE=011) is used to program the SDRAM/LPDDR mode register (see Example 21-1 and Section 21.5.4.2, “SDR SDRAM Load Mode Register”). This mode differs from normal SDRAM write cycles because the data to be written is transferred across the address bus. Reads of the mode register are not allowed.

After SMODE bits are set to 011, either a read or write cycle may be used to write the external memory device mode register. In both cases (read or write), the ARM data is ignored and the external data bus is not driven. The row and bank address signals are used to transfer the data to the external memory device mode register (see Example 21-1 and Section 21.5.4.2, “SDR SDRAM Load Mode Register”). The cycle is 2 clocks on the ARM and a single clock to the SDRAM device.

Figure 21-78 illustrates the bus sequence for a load mode register operation. Load mode register commands must be issued while the SDRAM/LPDDR is idle. The enhanced SDRAM controller does not guarantee that the SDRAMs have been returned to the idle state before issuing the load mode register

command. Software is responsible to generate a precharge-all sequence before issuing the load mode register command if there is any possibility that one or more banks could be active. Also note, the row cycle time (t_{RC}) must be met before the load mode register command is issued.

Section 21.5.4.2, "SDR SDRAM Load Mode Register" provides a detailed example of the mode register data value calculation and mapping to the ARM address.



Figure 21-78. Load Mode Register State Diagram



Figure 21-79. SDR and LPDDR Load Mode Register Timing Diagram

21.5 Initialization/Application Information

The following paragraphs provide details on selecting compatible SDRAM memories and configuring the controller to work with the memory system.

21.5.1 Memory Device Selection

Many SDRAM/LPDDR memory types are supported by the enhanced SDRAM controller. Important characteristics to consider when choosing a memory device are:

- The page comparators expect 4-bank memories. 2-bank devices are not supported, and their use results in the memory and controller losing synchronization when crossing page boundaries.
- Page (column) addressing must match one of the supported sizes.
- Memory density can be larger or smaller than those directly supported, although some memory may be inaccessible or redundantly mapped. The bank addresses are the most significant addresses and connecting a memory smaller than the selected density results in one or more banks being inaccessible.
- The controller is designed for memories meeting PC133 timing specifications up to 133 MHz system operation. Use of non-compatible memories require a thorough analysis of all timing parameters.

21.5.2 Configuring the Controller for SDRAM Memory Arrays

Configuration register programming options and controller-to-memory physical connections provide flexibility to accommodate different memory types and system configurations. Options are broadly grouped into 3 categories:

- Physical characteristics: row and column address bus widths and data bus width.
- Timing parameters: CAS latency, row precharge, cycle delays, refresh rate, etc.
- Functional features: clock suspend timer and supervisor/user protection.

Table 21-27– Table 21-37 are provided to assist the designer with the selection of the correct physical parameters for a number of preferred memory configurations. Timing parameters are addressed in the following subsections.

21.5.3 CAS Latency

CAS latency is determined by the operating frequency and access time of the memories. For a 133 MHz system clock frequency and PC133 compatible memories, the CAS latency is generally programmed as 3 clocks, although it is recommended that memory specifications be consulted to confirm this value. CAS latency must be programmed in two places: the chip select Control Register and the device Mode Register. See Table 21-11 for a description of the control register encoding and section Section 21.4.11, “Load Mode Register Mode” for the details on programming the SDRAM mode register.

21.5.4 SDRAM/LPDDR Initialization Sequence

Prior to normal operation (read/write accesses), the external memory device must be initialized. The following paragraphs provide detailed information covering device initialization. Register definition, command descriptions and device operation information has been thoroughly described throughout the chapter.

21.5.4.1 SDRAM Initialization

SDR and LPDDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified by the SDRAM manufacture specification may results in undefined operation.

21.5.4.1.1 SDR SDRAM Initialization

Once power is applied to the device and the clock is stable, the SDRAM requires a 200µs delay prior to issuing any command other than a COMMAND INHIBIT or a NOP. Starting at some point during this 200µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 200µs delay has been satisfied and at least one COMMAND INHIBIT or NOP command has been applied (the SDRAM_RDY status bit is asserted), a precharge command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in idle state, several (manufacture-dependent) auto-refresh cycles must be performed. After the auto-refresh cycles are complete, the SDRAM is ready for mode register programming. Because the mode register powers up in an unknown state, it is recommended to be loaded prior to applying any operational command. Figure 21-80 illustrates a SDRAM initialization routine with 8 auto-refresh cycles. Table 21-1 shows an initialization SDRAM example code.

It is crucial that the dual parameters (those parameters that are defined both in the SDRAM device register and in ESDRAMC registers, like CAS latency, burst length, etc.) to be identical for proper operation of both SDRAM memory and enhanced SDRAM controller.



Figure 21-80. SDR SDRAM Initialization and Load Mode Register Sequence

Example 21-1. INIT_SDRAM Example Code (ARM Assembler)

```
init_sdram:
                ldr     r2, =ESD_ESDCTL0        // base address of registers
                ldr     r3, =PRE_ALL_CMD        // SMODE=001
                str     r3,(r2,#0x0)            // put CSD0 in precharge command mode
                ldr     r4, =SDRAM_CSD0         // CSD0 precharge address (A10=1)
                str     r1,(r4,#0x0)            // precharge CSD0 all banks
                ldr     r3, =AUTO_REF_CMD       // SMODE=010
                str     r3,(r2,#0x0)            // put array 0 in auto-refresh mode
                ldr     r4, =SDRAM_CSD0_BASE    // CSD0 base address
                ldr     r6,=0x7                 // load loop counter
0:              ldr     r5,(r4,#0x0)            // run auto-refresh cycle to array 0
                subs    r6,r6,#1                // decrease counter value
                bne     0b
                ldr     r3, =SET_MODE_REG_CMD // SMODE=011
                str     r3,(r2,#0x0)            // setup CSD0 for mode register write
                ldr     r3, =MODE_REG_VAL0      // array 0 mode register value
                ldrb    r5,(r3,#0x0)            // New mode register value on address bus

                ldr     r3, =NORMAL_MODE        // SMODE=000
                str     r3,(r2,#0x0)            // setup CSD0 for normal operation




ESD_ESDCTL0             .long   0xXXXX_XXXX     // system/external device dependent data
SDRAM_CSD0:             .long   0xXXXX_XXXX     // system/external device dependent data
SDRAM_CSD0_BASE:        .long   0xXXXX_XXXX     // system/external device dependent data
PRE_ALL_CMD             .long   0xXXXX_XXXX     // system/external device dependent data (SMODE=001)
AUTO_REF_CMD            .long   0xXXXX_XXXX     // system/external device dependent data (SMODE=010)
SET_MODE_REG_CMD        .long   0xXXXX_XXXX     // system/external device dependent data (SMODE=011)
MODE_REG_VAL0           .long   0xXXXX_XXXX     // system/external device dependent data
NORMAL_MODE             .long   0xXXXX_XXXX     // system/external device dependent data (SMODE=000)
```

NOTE

To load the mode register the address starts from bit 0, so ldrb should be used.

21.5.4.1.2 LPDDR SDRAM Initialization

The DDR mobile SDRAM (LPDDR) must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD and VDDQ according to the LPDDR SDRAM manufacture data sheet. Clock enable mast be driven through the SDRAM controller registers to cs0 and/or cs1.

After all power supply voltages are stable, and the clock is stable, the DDR Mobile-SDRAM requires a 200µs delay prior to applying a command other than DESELECT or NOP.

CKE is driven high by the SDRAM controller on the first edge of the clock.

Once the 200us delay has been satisfied, the following command sequence shall be applied using the SDRAM controller registers:

1. A DESELECT or NOP command.

2. A PRECHARGE ALL command should then be applied, placing the device in the all banks idle state.

3. Once in the idle state, two auto-refresh cycles must be performed (tRFC must be satisfied).

4. Two load mode register commands for the mode register and extended mode register.

Following these cycles, the LPDDR is ready for normal operation.

NOTE

A write access should be performed before the first read access to the LPDDR (in order to assure that a 0 value is driven on the DQS pins and held by the keeper of the DDR pads).



Figure 21-81. Simplified LPDDR SDRAM Initialization and Load Mode Register Sequence

21.5.4.2 SDR SDRAM Load Mode Register

The mode register is used to set the SDRAM operating characteristics including CAS latency, burst length, burst mode, and write data length. The settings depend on system characteristics including the operating frequency, memory device type, burst buffer/cache line length, and bus width. Operating characteristics vary by device type, so the data sheet must be consulted to determine the actual value to be written. In order to demonstrate the procedure, the following system characteristics is used:

- Micron MT48LC4M32B2 128-Mbit (1M x 32 x 4 banks) SDR SDRAMs
- 133-MHz system clock frequency

- Sequential burst, burst length of 8
- Single word writes (for example, no bursting on writes)

Figure 21-82 shows the mode register bit assignments for the Micron 128-Mbit SDRAM. Table 21-25 lists the bit field descriptions.

	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
TYPE	Reserved*		WB	Op Mode		CAS Latency			BT	Burst Length		

Figure 21-82. 128-Mbit SDR SDRAM Mode Register

Table 21-25. SDRAM Mode Register Description

Name	Description
A11-A10	Reserved
A9 Write Burst	Write Burst Mode (WB). Selects between burst writes and single location writes. 0 Programmed Burst Length 1 Single Location Access[1]
A8–A7 Op Mode	Operating Mode. Defines operating modes. 00 Standard operation All other states reserved
A6–A4 CAS Latency	CAS Latency (CL). Sets latency between column address and data 000 Reserved 001 1 clock[1] 010 2 clocks 011 3 clocks 1*xx* Reserved
A3 Burst Type	Burst Type (BT). Selects burst type 0 Interleave 1 Sequential
A2–A0 Burst Length	Burst Length (BL). A 16-bit wide SDRAM requires a burst length of eight because the four 32-bit line fill cycles is decomposed into eight 16-bit accesses. 000 = 1[1] 001 = 2[1] 010 = 4[2] 011 = 8 111 = Full Page 10x = Reserved 1x0 = Reserved

1 Not supported by the ESDRAMC

2 Not supported by the ESDRAMC for 16-bit external memory device.

For this example:

- Sequential burst (BT = 0)
- Burst length of 8 (BL = 011)
- Programmed burst length (during writes) (WB = 0)
- 3 Clock Latency (CAS Latency= 011)

Once the mode register value has been determined, it must be converted to an address. The mode register is written via the address bus, and the memory data sheet specifies the SDRAM address bits where the data is to be placed. The enhanced SDRAM controller drives the LSB address bits to the pins, so the memory density and bus width don't need to be taken into account during the conversion. Table 21-26 provides an example conversion using the same system characteristics used in the previous example.

Table 21-26. Example Address Calculation for Mode Register

Mode Register	0	0	WB	0	0	CAS LATENCY			BT	BL		
Program Value	0	0	0	0	0	0	1	1	0	0	1	1
	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
SDRAM Pin	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
ARM Address	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

21.5.4.3 SDRAM Memory Configuration Examples

15 different SDRAM (SDR and LPDDR) configurations are demonstrated. These examples are 64 MByte, 128 MByte, and 256 MByte SDRAM memories in single x16, dual x16, and single x32 configurations.

All single-configuration 16-bit examples are shown connected to the lower half of the data bus. Alternatively, the memory can be connected to the upper half of the data bus by swapping the data connections to D [31:16] and the data qualifier mask connections to DQM3 and DQM2. In this case, it is necessary to program the DSIZ field in the Control Register to a value of 0 (configurations shown require a value of 1).

21.5.4.3.1 Single 64-Mbit (4 Mbit x 16) SDRAM Configuration

Table 21-27. Single 4 Mbit x 16 Control Register Value

Control Field	Value
Density	64 Mbits
Page Size	512 Bytes
ROW	12 bits
COL	8 bits
DSIZ	16 (D [15:0]) bits
SREFR	2 refreshes



Figure 21-83. Single 64 Mbit (4 Mbit x 16) SDRAM Connection Diagram

21.5.4.3.2 Single 128 Mbit (8 Mbit x 16) SDRAM Configuration

Table 21-28. Single 8 Mbit x 16 Control Register Value

Control Field	Value
Density	128 Mbit
Page Size	1024Byte
ROW	12bit
COL	9bit
DSIZ	16 (D [15:0])bit
SREFR	4 refreshes



Figure 21-84. Single 128 Mbit (8 Mbit x 16) SDRAM Connection Diagram

21.5.4.3.3 Single 256 Mbit (16Mbit x16) SDRAM Configuration

Table 21-29. Single 16 Mbit x 16 Control Register Value

Control Field	Value
Density	256 Mbit
Page Size	1024Byte
ROW	13bit
COL	9bit
DSIZ	16 (D [15:0])bit
SREFR	4 refreshes



Figure 21-85. Single 256 Mbit (16 Mbit x 16) Connection Diagram

21.5.4.3.4 Single 512 Mbit (32 Mbit x 16) SDRAM Configuration

Table 21-30. Single 32 Mbit x 16 Control Register Value

Control Field	Value
Density	512 Mbits
Page Size	2048 bytes
ROW	13 bits
COL	10 bits
DSIZ	16 bits (D[15:0])
SREFR	4 refreshes



Figure 21-86. Single 512 Mbit (32 Mbit x 16) SDRAM Connection Diagram

21.5.4.3.5 Single 1-Gbit (64 Mbit x 16) SDRAM Configuration

Table 21-31. Single 6 4Mbit x 16 Control Register Value

Control Field	Value
Density	1 Gbit
Page size	2048 byte
ROW	14 bits
COL	10 bits
DSIZ	16 (D [15:0]) bits
SREFR	8 refreshes



Figure 21-87. Single 1-Gbit (64 Mbit x 16) SDRAM Connection Diagram

21.5.4.3.6 Dual 64 Mbit (4 Mbit x16) SDRAM Configuration

Table 21-32. Dual 4 Mbit x 16 Control Register Value

Control Field	Value
Density	64 Mbit
Page Size	1024Byte
ROW	12bit
COL	8bit
DSIZ	32 (D [31:0])bit
SREFR	4 refreshes



Figure 21-88. Dual 64 Mbit (4 Mbit x 16 x 2) SDRAM Connection Diagram

21.5.4.3.7 Dual 128 Mbit (8 Mbit x16) SDRAM Configuration

Table 21-33. Dual 8 Mbit x 16 Control Register Value

Control Field	Value
Density	128 Mbit
Page Size	2048Byte
ROW	12bit
COL	9bit
DSIZ	32 (D [31:0])bit
SREFR	4 refreshes



Figure 21-89. Dual 128 Mbit (8Mbit x 16 x 2) SDRAM Connection Diagram

21.5.4.3.8 Dual 256 Mbit (16 Mbit x16) SDRAM Configuration

Table 21-34. Dual 16 Mbit x16 Control Register Value

Control Field	Value
Page Size	2048 Byte
ROW	13 bit
COL	9 bit
DSIZ	32 (D [31:0]) bit
SREFR	4 refreshes



Figure 21-90. Dual 256-Mbit (16 Mbit x 16 x 2) SDRAM Connection Diagram

21.5.4.3.9 Single 64-Mbit (2 Mbit x 32) SDRAM Configuration

Table 21-35. Single 2 Mbit x 32 Control Register Value

Control Field	Value
Density	64 Mbit
Page Size	1024 Byte
ROW	11 bit
COL	8 bit
DSIZ	32 (D[31:0]) bit
SREFR	1 refresh



Figure 21-91. Single 64-Mbit (2Mbit x 32) SDRAM Connection Diagram

21.5.4.3.10 Single 128-Mbit (4Mbit x32) SDRAM Configuration

Table 21-36. Single 4Mbit x 32 Control Register Value

Control Field	Value
Density	128 Mbit
Page Size	1024 Byte
ROW	12bit
COL	8bit
DSIZ	32 (D [31:0])bit
SREFR	2 refreshes



Figure 21-92. Single 128-Mbit (4Mbit x 32) SDRAM Connection Diagram

21.5.4.3.11 Single 256-Mbit (8Mbit x32) SDRAM Configuration

Table 21-37. Single 8 Mbit x 32 Control Register Value

Control Field	Value
Density	256 Mbit
Page Size	1024 Byte
ROW	13 bit
COL	8bit
DSIZ	32 (D [31:0])bit
SREFR	4 refreshes



Figure 21-93. Single 256-Mbit (8Mbit x 32) SDRAM Connection Diagram

21.5.4.3.12 Single 512-Mbit (16Mit x32) SDRAM Configuration

Table 21-38. Single 16Mbit x 32 Control Register Value

Control Field	Value
Density	512 Mbit
Page Size	2048 Byte
ROW	13 bit
COL	9 bit
DSIZ	32 (D [31:0]) bit
SREFR	4 refreshes



Figure 21-94. Single 512-Mbit (16Mbit x 32) SDRAM Connection Diagram

21.5.4.3.13 Single 1-Gbit (32Mbit x32) SDRAM Configuration

Table 21-39. Single 32Mbit x32 Control Register Value

Control Field	Value
Density	1 Gbit
Page Size	2048 Byte
ROW	14 bit
COL	9 bit
DSIZ	32 (D [31:0]) bit
SREFR	8 refreshes



Figure 21-95. Single 1-Gbit (32Mbit x 32) SDRAM Connection Diagram

21.5.4.3.14 Single 2-Gbit (64Mbit x32) SDRAM Configuration

Table 21-40. Single 64Mbit x32 Control Register Value

Control Field	Value
Density	2 Gbit
Page Size	4096Byte
ROW	14 bit
COL	10 bit
DSIZ	32 (D [31:0]) bit
SREFR	8 refreshes



Figure 21-96. Single 2-Gbit (64Mbitx32) SDRAM Connection Diagram

21.5.4.3.15 Single 512-Mbit (16Mbitx32) Mobile DDR SDRAM Configuration

Table 21-41. Single 16Mbit x32 Control Register Value

Control Field	Value
Density	512Mbit
Page Size	2048 Bytes
ROW	13bit
COL	9bit
DSIZ	32 (D [31:0])bit
SREFR	4 refreshes



Figure 21-97. Single 512-Mbit (16Mbit x32) LPDDR SDRAM Connection Diagram

21.5.4.3.16 Single 512-Mbit (32Mbit x16) Mobile DDR SDRAM Configuration

Table 21-42. Single 32Mbit x16 Control Register Value

Control Field	Value
Density	512 Mbit
Page Size	2048Byte
ROW	13 bit
COL	10 bit
DSIZ	16 (D [15:0]) bit
SREFR	4 refreshes



Figure 21-98. Single 512-Mbit (32Mbit x 16) LPDDR SDRAM Connection Diagram

Chapter 22
Event Monitor (EVTMON)

The ARM1136 Platform Event Monitor (EVTMON) is a 32-bit IP-bus peripheral used for monitoring the level 2 cache controller (L2CC) events via the L2CC event bus interface.

22.1 Overview

The EVTMON contains 6 event counters (EMC0-EMC5), which may be used to count six different events selected from a list of 10 possible external events (through the L2CC event bus) or 7 internal events (overflows or clock edges). Each event counter is a 32-bit counter that has its own interrupt generation logic. By combining different statistics, a variety of useful performance metrics can be obtained.

22.2 L2 Event Monitor Features

The EVTMON has the following features:

- One 32-bit monitor control register (EMMC)
- One 32-bit counter status register (EMCS)
- Six 32-bit counter configuration registers (EMCC0-EMCC5)
- Six 32-bit event counters (EMC0-EMC5)
- IP-Bus interface (for internal register access).
- Ability to track the following events (See the event bus signal descriptions in Table 22-2):
  - CPU instruction read request to level 2
  - CPU instruction read hit in level 2 cache
  - CPU data read request to level 2
  - CPU data read hit in level 2 cache
  - CPU data write request to level 2 (not write through)
  - CPU data write request to level 2 (write through)
  - CPU data write hit in level 2 cache
  - Level 2 buffered write abort
  - L2 cache half-line eviction (2 events for one full-line eviction)
  - Allocation to the L2 cache caused by write transaction (write allocate)
- Intended to run at the same speed as L2CC block

22.3 L2 Event Monitor Register Summary

The EVTMON has 14 registers accessed through the IP-Bus interface. All transactions to these registers must be 32-bit word accesses or else a transfer error will occur. All registers may be accessed in either user or supervisor mode. Table 22-2 shows the EVTMON register summary.

Table 22-2. EVTMON Register Summary

Offset	Register	Access	Reset Value	Section/Page
General Registers				
0x$BASE_00	Event monitor control	R/W	0x0000_0000	22.3.3/22-4
0x$BASE_04	Counter status register	R/W	0x0000_0000	22.3.4/22-6
0x$BASE_08	Counter 0 configuration	R/W	0x0000_0000	22.3.5/22-7
0x$BASE_0C	Counter 1 configuration	R/W	0x0000_0000	22.3.5/22-7
0x$BASE_10	Counter 2 configuration	R/W	0x0000_0000	22.3.5/22-7
0x$BASE_14	Counter 3 configuration	R/W	0x0000_0000	22.3.5/22-7
0x$BASE_18	Counter 4 configuration	R/W	0x0000_0000	22.3.5/22-7
0x$BASE_1C	Counter 5 configuration	R/W	0x0000_0000	22.3.5/22-7
0x$BASE_20	Counter 0	R/W	0x0000_0000	22.3.6/22-9
0x$BASE_24	Counter 1	R/W	0x0000_0000	22.3.6/22-9
0x$BASE_28	Counter 2	R/W	0x0000_0000	22.3.6/22-9
0x$BASE_2C	Counter 3	R/W	0x0000_0000	22.3.6/22-9
0x$BASE_30	Counter 4	R/W	0x0000_0000	22.3.6/22-9
0x$BASE_34	Counter 5	R/W	0x0000_0000	22.3.6/22-9

The EVTMON module decodes sufficient addresses for the register block to be unique within an 8K memory space. If the select space is larger than 8K, the module registers will alias accordingly.

22.3.1 EVTMON - Detailed Register Summary

The definitions in Figure 22-1 and Table 22-3 serve as a key for the WMSG registers and the detailed register summary.



Figure 22-1. Key to Register Field

Table 22-3. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a 1.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to 0.
1	Resets to 1.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

22.3.2 Detailed Register Summary

All of the user-accessible registers in the EVTMON module are shown in Table 22-4.

Table 22-4. EVTMON Detailed Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$BASE_000 EMMC	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	Edge Sensitive Interrupt Pulse Duration			Int Polarity	Int Type	Enable
	W			EMC5 Reset	EMC4 Reset	EMC3 Reset	EMC2 Reset	EMC1 Reset	EMC0 Reset								
$BASE_004 EMCS	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	EMC5 Flag	EMC4 Flag	EMC3 Flag	EMC2 Flag	EMC1 Flag	EMC0 Flag
	W											w1c	w1c	w1c	w1c	w1c	w1c

Table 22-4. EVTMON Detailed Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$BASE_008 EMCC0 $BASE_00C EMCC1 $BASE_010 EMCC2 $BASE_014 EMCC3 $BASE_018 EMCC4 $BASE_01C EMCC5	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	Counter Event Source					Set Condition	Int Enable
	W																
$BASE_020 EMC0 $BASE_024 EMC1 $BASE_028 EMC2 $BASE_02C EMC3 $BASE_030 EMC4 $BASE_034 EMC5	R																
	W	31	30	29	28	27	26	15	24	23	22	21	20	19	18	17	16
	R																
	W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

22.3.3 Monitor Control Register (EMMC)

The monitor control (EMMC) register performs the following operations:

- Enables an event monitor block
- Controls interrupt generation
- Resets counters to zero

The EMMC register, shown in Figure 22-2, is accessed using a 32-bit read-modify-write sequence.

0x$BASE_000 (EMMC) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	Edge Sensitive Interrupt Pulse Duration			Int Polarity	Int Type	Enable
W			EMC5 Reset	EMC4 Reset	EMC3 Reset	EMC2 Reset	EMC1 Reset	EMC0 Reset								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 22-2. Monitor Control (EMMC) Register

Table 22-5 provides field descriptions of the EMMC register.

Table 22-5. EMMC Register Descriptions

Bits	Description
31–14	Reserved.
13–8	Counter Resets**.** Used for resetting the event counters back to zero. 1 = Clears the corresponding counter register
7–6	Reserved.
5–3	Interrupt Pulse Duration. When configured for Edge Sensitive interrupts, this field encodes how many clocks the interrupt line should remain active. 000: 1 CLK cycle 001: 2 CLK cycles 010: 4 CLK cycles 011: 8 CLK cycles 100: 16 CLK cycles 101: 32 CLK cycles 110: 64 CLK cycles 111: 128 CLK cycles
2	Interrupt Polarity. Configures the interrupt to be either active high or active low. 0 = Interrupt signal is active low (default) 1 = Interrupt signal is active high
1	Interrupt Type. Configures the interrupt to be either level or edge sensitive. 0 = Level sensitive (default), interrupt line remains active until all Counter Flags are cleared 1 = Edge sensitive, interrupt line is active for n CLK cycles (n defined by bits 5-3)
0	Event Monitor Enable. Enable or disable the Event Monitor. 0 = Disabled 1 = Enabled

22.3.4 Counter Status Register (EMCS)

The counter status (EMCS) register, shown in Figure 22-3, contains a flag for each counter and indicates if a counter set condition has occurred. It indicates which counter(s) caused an interrupt, if interrupt generation is enabled. If the interrupt is enabled and programmed as level sensitive, the interrupt remains active until all flags in the counter status register are cleared.

0x$BASE_004 (EMCS) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	EMC5 Flag	EMC4 Flag	EMC3 Flag	EMC2 Flag	EMC1 Flag	EMC0 Flag
W											w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 22-3. Counter Status (EMCS) Register

Table 22-6 provides field descriptions of the EMCS register.

Table 22-6. EMCS Descriptions

Bits	Description
31–6	Reserved
5 EMC5	Event Counter 5 Flag. Indicates whether or not event counter 5 set condition has occurred. 0 = Counter set condition has not occurred 1 = Counter set condition has occurred
4 EMC4	Event Counter 4 Flag. Indicates whether or not event counter 4 set condition has occurred. 0 = Counter set condition has not occurred 1 = Counter set condition has occurred
3 EMC3	Event Counter 3 Flag. Indicates whether or not event counter 3 set condition has occurred. 0 = Counter set condition has not occurred 1 = Counter set condition has occurred
2 EMC2	Event Counter 2 Flag. Indicates whether or not event counter 2 set condition has occurred. 0 = Counter set condition has not occurred 1 = Counter set condition has occurred
1 EMC1	Event Counter 1 Flag. Indicates whether or not event counter 1 set condition has occurred. 0 = Counter set condition has not occurred 1 = Counter set condition has occurred
0 EMC0	Event Counter 0 Flag. Indicates whether or not event counter 0 set condition has occurred. 0 = Counter set condition has not occurred 1 = Counter set condition has occurred

22.3.5 Counter Configuration Registers (EMCCx)

Each counter register has its own counter configuration register (4 total). The purpose of each counter configuration register is to do the following:

- Specify the counter event source.
- Define the counter set condition (the flag is in the counter status register).
- Enable appropriate interrupts.

Figure 22-4 shows the counter configuration (EMCCx) registers.

$BASE_008 (EMCC0)
$BASE_00C (EMCC1)
$BASE_010 (EMCC2)
$BASE_014 (EMCC3)
$BASE_018 (EMCC4)
$BASE_01C (EMCC5)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	Counter Event Source					Set Condition	Int Enable
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 22-4. Counter Configuration (EMCCx) Registers

Table 22-7 shows field descriptions for the EMCCx registers.

Table 22-7. EMCCx Descriptions

Bits	Description
31–7	Reserved
6–2	Counter Event Source. Specifies the type of event to be counted by the respective counter. See Table 22-8 Event Sources for a list of possible events
1	Counter Flag Set Condition. Counter flag set condition configuration bit. 0 = Counter flag set on overflow (default) 1 = Counter flag set on increment
0	Counter Interrupt Generation Enable. Counter interrupt enable bit. 0 = No interrupt generated by the counter (default) 1 = An interrupt is generated when counter flag set condition is met

Table 22-8 provides EVTMON event descriptions.

Table 22-8. EVTMON Event Descriptions

Encoding	L2CC Pin	Event Description
00000	N/A	Counter disabled
00001	BWABT	Buffered write abort
00010	CO	L2 cache half-line eviction (2 events for one full-line eviction)
00011	DRHIT	Data read hit
00100	DRREQ	Data read request
00101	DWHIT	Data write hit
00110	DWREQ	Data write request
00111	DWTREQ	Data write request with Write-Through attribute
01000	IRHIT	Instruction read hit
01001	IRREQ	Instruction read request
01010	WA	Write allocate (L2 allocation caused from write transaction)
01011	N/A	EMC5 overflow
01100	N/A	EMC4 overflow
01101	N/A	EMC3 overflow
01110	N/A	EMC2 overflow
01111	N/A	EMC1 overflow
10000	N/A	EMC0 overflow
10001	N/A	CLK cycle (counter increments on every CLK cycle)

22.3.6 Counter Registers EMCx

There are four, 32-bit, read-only, event counter (EMCx) registers, shown in Figure 22-5. The event source for each counter is configured in the corresponding EMCCx register.

$BASE_020 (EMC0)
$BASE_024 (EMC1)
$BASE_028 (EMC2)
$BASE_02C (EMC3)
$BASE_030 (EMC4)
$BASE_034 (EMC5)

Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 22-5. EMCx Registers

Table 22-9 provides the field description for the EMCx register.

Table 22-9. EMCx Descriptions

Bits	Description
31–0	Counter bits. • Reset by writing to the EMMC register (bits 13:8 respectively). • These bits mat may be written to a specific value, which may be useful for de-bugging purposes, or for enabling the EVTMON to interrupt more frequently.

22.4 EVTMON Interrupts

The L2 Cache Controller (L2CC) event monitor can be configured to control how interrupts are generated using the following four steps:

- Interrupt signal setup: the interrupt line can be configured to be level-sensitive (interrupt tied to active level until interrupt is cleared) or edge-sensitive (one pulse to active level lasting a programmable number of CLK cycles). The active level is also configurable for active high or low.
- Counter setup: for each counter, the incrementing trigger is selected from all possible events.
- Counter Flag set condition setup: Counter flags can be set by two conditions, increment or overflow.
- Interrupt enable: An interrupt can only be generated by a counter if the associated Counter Interrupt Generation Enable bit is set in the corresponding Counter Configuration register, see section

Section 22.3.5, “Counter Configuration Registers (EMCCx),” Counter Configuration Registers for details.

- Interrupt frequency: The frequency with which the event monitor may assert the interrupt may be controlled by writing a non-zero value to the counter register each time the interrupt is serviced. For example, writing 0x8000_0000 to a counter register during the interrupt service routine will cause that counter to assert the interrupt 2 times more frequently than letting the counter reset normally during the service routine.

NOTE

This module allows usage of an edge interrupt, but at present, the interrupt controller works only with level interrupts. The user is therefore advised to always select level interrupts.

22.5 Clock Gating

The EVTMON employs module level clock gating on both the high speed clock in the arm_clk domain and the ipg_clk in the per_clk domain.

The l2cc_clken input is used to determine if the L2CC’s clock is running and, thus, if the EVTMON high speed clock must also be running (as long as the EVTMON enable bit is set in the EMMC register). The l2cc_clken is also used to disable the counters in the event that the L2CC clock is gated off.

Note that the l2cc_clken signal can be set to a continuous enabled state by disabling clock gating of the L2CC. This is done by clearing bit 8 of the CLKCTL Control Register, see the ARM11 Platform CLKCTL specification for details.

IP-Bus transactions to the registers can always occur, be it to read, reset the counters or clear status flags, even if l2cc_clken is de-asserted.

Chapter 23
Fast Ethernet Controller (FEC)

This chapter provides a feature-set overview, a functional block diagram, and transceiver connection information for both the 10- and 100-Mbps media independent interface (MII), as well as the 7-wire serial interface. Additionally, detailed descriptions of operation and the programming model are included.

23.1 Overview

The fast Ethernet controller (FEC) is designed to support both 10- and 100-Mbps Ethernet/IEEE 802.3 networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The FEC supports three different standard physical interfaces (MAC-PHY) for connection to an external Ethernet transceiver. The FEC is implemented with a combination of hardware and microcode. Figure 23-1 is a block diagram of the FEC.



Figure 23-1. FEC Block Diagram

The FEC submodules shown in Figure 23-1 are described as follows:

- The descriptor controller is a RISC-based controller that provides the following functions in the FEC:
  - Initialization (those internal registers not initialized by the user or hardware)
  - High-level control of the DMA channels (initiating DMA transfers)
  - Interpreting buffer descriptors
  - Address recognition for receive frames
  - Random number generation for transmit collision backoff timer

NOTE

This DMA engine is for the transfer of FEC data only and is not related to the system DMA controller.

- The RAM is the focal point of all data flow in the FEC and is divided into transmit and receive FIFOs. The FIFO boundaries are programmable using the FRSR register. User data flows to and from the DMA block, from and to the receive/transmit FIFOs. Transmit data flows from the transmit FIFO to the transmit block, and receive data flows from the receive block to the receive FIFO.
- The user controls the FEC by writing, through the slave interface (SIF) submodule, to control registers located in each block. The control and status register (CSR) block provides global control (for example, Ethernet reset and enable) and interrupt handling registers.
- The MII block provides a serial channel for control/status communication with the external physical layer device (transceiver). This serial channel consists of the management data clock and management data input/output lines of the MII interface (FEC_MDC and FEC_MDIO, respectively).
- The DMA block provides multiple channels allowing transmit data, transmit descriptor, receive data and receive descriptor accesses to run independently.
- The transmit and receive blocks provide the Ethernet MAC functionality (with some assistance from microcode).
- The message information block (MIB) maintains counters for a variety of network events and statistics. It is not necessary for operation of the FEC but provides valuable counters for network management. The counters supported are the RMON (RFC 1757) Ethernet statistics group and some of the IEEE 802.3 counters. See Section 23.3.3, “Message Information Block (MIB) Counters Memory Map,” for more information.

23.1.1 Features

The FEC incorporates the following features:

- Support for three different Ethernet physical interfaces:
  - 100-Mbps IEEE 802.3 MII
  - 10-Mbps IEEE 802.3 MII
  - 10-Mbps 7-wire interface (industry standard)
- IEEE 802.3 full-duplex flow control
- Programmable max frame length supports IEEE 802.1 VLAN tags and priority
- Support for full-duplex operation (200Mbps throughput) with a minimum system clock rate of 50 MHz
- Support for half-duplex operation (100Mbps throughput) with a minimum system clock rate of 25 MHz
- Retransmission from transmit FIFO following a collision (no processor bus utilization)
- Automatic internal flushing of the receive FIFO for runts (collision fragments) and address recognition rejects (no processor bus utilization)
- Address recognition
  - Frames with broadcast address can be always accepted or always rejected
  - Exact match for single 48-bit individual (unicast) address

— Hash (64-bit hash) check of individual (unicast) addresses
— Hash (64-bit hash) check of group (multicast) addresses
— Promiscuous mode

23.2 Modes of Operation

The primary operational modes are described in this section.

23.2.1 Full- and Half-Duplex Operation

Full-duplex mode is intended for use on point to point links between switches or end node to switch. Half-duplex mode is used in connections between an end node and a repeater or between repeaters. Selection of the duplex mode is controlled by the TCR[FDEN] bit. When configured for full-duplex mode, flow control can be enabled, which is effected by the TCR[RFC_PAUSE], TCR[TFC_PAUSE], and RCR[FCE] bits. See Section 23.4.4, “Full-Duplex Flow Control,” for more details.

23.2.2 Interface Options

The following interface options are supported. A detailed discussion of the interface configurations is provided in Section 23.4.1, “Network Interface Options”.

23.2.2.1 10-Mbps and 100-Mbps Media Independent Interface (MII)

The MII is defined by the IEEE 802.3 standard for 10/100-Mbps operation. The MAC-PHY interface can be configured to operate in MII mode by asserting RCR[MII_MODE].

The speed of operation is determined by the FEC_TX_CLK and FEC_RX_CLK signals which are driven by the external transceiver. The transceiver either autonegotiates the speed or control by software via the serial management interface (FEC_MDC/FEC_MDIO) signals to the transceiver. See the descriptions in Section 23.3.4.6, “MII Management Frame Register (MMFR)” and Section 23.3.4.7, “MII Speed Control Register (MSCR)” respectively, as well as MII documentation for a description of how to read and write registers in the transceiver via this interface.

23.2.2.2 10-Mbps 7-Wire Interface Operation

The FEC supports a 7-wire interface as used by many 10 Mbps ethernet transceivers. The RCR[MII_MODE] bit controls this functionality. If this bit is cleared, the MII mode is disabled and the 10 Mbps, 7-wire mode is enabled.

23.2.3 Address Recognition Options

The address options supported are promiscuous, broadcast reject, individual address (hash or exact match), and multicast hash match. Address recognition options are discussed in detail in Section 23.4.3.2, “Ethernet Address Recognition”.

23.2.4 Internal Loopback

Internal loopback mode is selected via RCR[LOOP]. Loopback mode is discussed in detail in Section 23.4.5, “Internal and External Loopback”.

23.3 Memory Map and Register Definition

This section includes the FEC memory map and detailed descriptions of all the registers, followed by a description of the buffers.

The FEC is programmed by a combination of control and status registers (CSRs) and buffer descriptors. The CSRs are used for mode control and to extract global status information. The descriptors are used to pass data buffers and related buffer information between the hardware and software.

23.3.1 Top Level Module Memory Map

The FEC implementation requires a 1 Kbyte memory space. This space is divided into 2 sections of 512 bytes each. The first is used for control/status registers, and the second contains event/statistics counters held in the MIB block.

Table 23-1 defines the top level memory map.For the base address of a particular module instantiation, see the system memory map.

Table 23-1. Module Memory Map

Base Address Offset	Function
0x0000-01FF	Control/Status Registers
0x0200-03FF	MIB Block Counters

23.3.2 Detailed Memory Map (Control/Status Registers)

Table 23-2 shows the FEC register memory map. For the base address of a particular module instantiation, see the system memory map.

Table 23-2. FEC Registers Memory Map

Base Address Offset (Register Abbreviation	Register	Access	Reset Value	Section/Page
General Registers				
0x0004 (EIR)	Ethernet interrupt event register	R/W	0x0000_0000	23.3.4.1/23-8
0x0008 (EIMR)	Ethernet interrupt mask register	R/W	0x0000_0000	23.3.4.2/23-10
0x0010 (RDAR)	Receive descriptor active register	R/W	0x0000_0000	23.3.4.3/23-11
0x0014 (TDAR)	Transmit descriptor active register	R/W	0x0000_0000	23.3.4.4/23-12
0x0024 (ECR)	Ethernet control register	R/W	0xF000_0000	23.3.4.5/23-13
0x0040 (MMFR)	MII management frame register	R/W	Unaffected by reset	23.3.4.6/23-14
0x0044 (MSCR)	MII speed control register	R/W	0x0000_0000	23.3.4.7/23-15

Table 23-2. FEC Registers Memory Map (Continued)

Base Address Offset (Register Abbreviation	Register	Access	Reset Value	Section/Page
0x0064 (MIBC)	MIB control register	R/W	0xC000_0000	23.3.4.8/23-17
0x0084 (RCR)	Receive control register	R/W	0x05EE_0001	23.3.4.9/23-17
0x00C4 (TCR)	Transmit control register	R/W	0x0000_0000	23.3.4.10/23-19
0x00E4 (PALR)	Physical address low register	R/W	Unaffected by reset	23.3.4.11/23-20
0x00E8 (PAUR)	Physical address upper register	Mixed	0xuuuu_8808	23.3.4.12/23-21
0x00EC (OPDR)	Opcode and pause duration register	Mixed	0x0001_uuuu	23.3.4.13/23-21
0x0118 (IAUR)	Descriptor individual address upper register	R/W	Unaffected by reset	23.3.4.14/23-22
0x011C (IALR)	Descriptor individual address lower register	R/W	Unaffected by reset	23.3.4.15/23-23
0x0120 (GAUR)	Descriptor group address upper register	R/W	Unaffected by reset	23.3.4.16/23-23
0x0124 (GALR)	Descriptor group address lower register	R/W	Unaffected by reset	23.3.4.17/23-24
0x0144 (TFWR)	Transmit FIFO watermark register	R/W	0x0000_0000	23.3.4.18/23-25
0x014C (FRBR)	FIFO receive bound register	R/O	0x0000_0600	23.3.4.19/23-25
0x0150 (FRSR)	FIFO receive FIFO start registers	R/W	0x0000_0500	23.3.4.20/23-26
0x0180 (ERDSR)	Receive buffer descriptor ring start register	R/W	Unaffected by reset	23.3.4.21/23-27
0x0184 (ETDSR)	Transmit buffer descriptor ring start register	R/W	Unaffected by reset	23.3.4.22/23-28
0x0188 (EMRBR)	Maximum receive buffer size register	R/W	Unaffected by reset	23.3.4.23/23-28

23.3.3 Message Information Block (MIB) Counters Memory Map

Table 23-3 shows the MIB counters memory map, which defines the locations in the MIB RAM space where hardware maintained counters reside. It is the responsibility of software to poll the counters often enough to ensure that rollover is detected. For example, on a 100 Mbps channel an octets counter could roll over every 5.7 minutes.

These counters fall in the 0x0200-0x03FF address offset range, and are divided into RMON counters and IEEE counters, as follows:

- RMON counters are included which cover the Ethernet statistics counters defined in RFC 1757. In addition to the counters defined in the Ethernet statistics group, a counter is included to count truncated frames as the FEC only supports frame lengths up to 2047 bytes. The RMON counters are implemented independently for transmit and receive to insure accurate network statistics when operating in full-duplex mode.
- IEEE counters are included which support the mandatory and recommended counter packages defined in section 5 of ANSI/IEEE Std. 802.3 (1998 edition). The IEEE basic package objects are supported by the FEC but do not require counters in the MIB block. In addition, some of the recommended package objects which are supported do not require MIB counters. Counters for transmit and receive full-duplex flow control frames are included as well.

Table 23-3. MIB Counters Memory Map

Base Address Offset	Mnemonic	Description
0x0200	RMON_T_DROP	Count of frames not counted correctly
0x0204	RMON_T_PACKETS	RMON Tx packet count
0x0208	RMON_T_BC_PKT	RMON Tx broadcast packets
0x020C	RMON_T_MC_PKT	RMON Tx multicast packets
0x0210	RMON_T_CRC_ALIGN	RMON Tx packets w CRC/Align error
0x0214	RMON_T_UNDERSIZE	RMON Tx packets < 64 bytes, good crc
0x0218	RMON_T_OVERSIZE	RMON Tx packets > MAX_FL bytes, good crc
0x021C	RMON_T_FRAG	RMON Tx packets < 64 bytes, bad crc
0x0220	RMON_T_JAB	RMON Tx packets > MAX_FL bytes, bad crc
0x0224	RMON_T_COL	RMON Tx collision count
0x0228	RMON_T_P64	RMON Tx 64 byte packets
0x022C	RMON_T_P65TO127	RMON Tx 65 to 127 byte packets
0x0230	RMON_T_P128TO255	RMON Tx 128 to 255 byte packets
0x0234	RMON_T_P256TO511	RMON Tx 256 to 511 byte packets
0x0238	RMON_T_P512TO1023	RMON Tx 512 to 1023 byte packets
0x023C	RMON_T_P1024TO2047	RMON Tx 1024 to 2047 byte packets
0x0240	RMON_T_P_GTE2048	RMON Tx packets w > 2048 bytes
0x0244	RMON_T_OCTETS	RMON Tx octets
0x0248	IEEE_T_DROP	Count of frames not counted correctly
0x024C	IEEE_T_FRAME_OK	Frames transmitted OK
0x0250	IEEE_T_1COL	Frames transmitted with single collision
0x0254	IEEE_T_MCOL	Frames transmitted with multiple collisions
0x0258	IEEE_T_DEF	Frames transmitted after deferral delay
0x025C	IEEE_T_LCOL	Frames transmitted with late collision
0x0260	IEEE_T_EXCOL	Frames transmitted with excessive collisions
0x0264	IEEE_T_MACERR	Frames transmitted with Tx FIFO underrun
0x0268	IEEE_T_CSERR	Frames transmitted with carrier sense error
0x026C	IEEE_T_SQE	Frames transmitted with SQE error
0x0270	IEEE_T_FDXFC	Flow control pause frames transmitted
0x0274	IEEE_T_OCTETS_OK	Octet count for frames transmitted w/o error
0x0284	RMON_R_PACKETS	RMON Rx packet count

Table 23-3. MIB Counters Memory Map (Continued)

Base Address Offset	Mnemonic	Description
0x0288	RMON_R_BC_PKT	RMON Rx broadcast packets
0x028C	RMON_R_MC_PKT	RMON Rx multicast packets
0x0290	RMON_R_CRC_ALIGN	RMON Rx packets w CRC/Align error
0x0294	RMON_R_UNDERSIZE	RMON Rx packets < 64 bytes, good crc
0x0298	RMON_R_OVERSIZE	RMON Rx packets > MAX_FL bytes, good crc
0x029C	RMON_R_FRAG	RMON Rx packets < 64 bytes, bad crc
0x02A0	RMON_R_JAB	RMON Rx packets > MAX_FL bytes, bad crc
0x02A4	RMON_R_RESVD_0	—
0x02A8	RMON_R_P64	RMON Rx 64 byte packets
0x02AC	RMON_R_P65TO127	RMON Rx 65 to 127 byte packets
0x02B0	RMON_R_P128TO255	RMON Rx 128 to 255 byte packets
0x02B4	RMON_R_P256TO511	RMON Rx 256 to 511 byte packets
0x02B8	RMON_R_P512TO1023	RMON Rx 512 to 1023 byte packets
0x02BC	RMON_R_P1024TO2047	RMON Rx 1024 to 2047 byte packets
0x02C0	RMON_R_P_GTE2048	RMON Rx packets w > 2048 bytes
0x02C4	RMON_R_OCTETS	RMON Rx octets
0x02C8	IEEE_R_DROP	Count of frames not counted correctly
0x02CC	IEEE_R_FRAME_OK	Frames received OK
0x02D0	IEEE_R_CRC	Frames received with CRC error
0x02D4	IEEE_R_ALIGN	Frames received with alignment error
0x02D8	IEEE_R_MACERR	Receive FIFO overflow count
0x02DC	IEEE_R_FDXFC	Flow control pause frames received
0x02E0	IEEE_R_OCTETS_OK	Octet count for frames received w/o error

23.3.4 Register Descriptions

This section provides detailed descriptions of the FEC's registers.

23.3.4.1 Ethernet Interrupt Event Register (EIR)

The EIR bit assignments are shown in Figure 23-2 and described in Table 23-4. When an event occurs that sets a bit in the EIR, an interrupt is generated if the corresponding bit in the interrupt mask register (EIMR) is also set. The bit in the EIR is cleared if a one is written to that bit position; writing zero has no effect. This register is cleared upon hardware reset.

Interrupts can be divided into three classes as follows:

- Interrupts that occur in normal operation: these include GRA, TXF, TXB, RXF, RXB, and MII.
- Interrupts that result from errors or problems detected in the network or transceiver: these include HBERR, BABR, BABT, LC, and RL.
- Interrupts that result from internal errors are EBERR and UN.

Some of the error interrupts are independently counted in the MIB block counters. The correspondence between interrupts and counters is shown in Table 23-5. Software can choose to mask off the interrupts since these errors is visible to network management via the MIB counters.

Offset 0x0004 (EIR)
0x0008 (EIMR)

Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	HBERR	BABR	BABT	GRA	TXF	TXB	RXF	RXB	MII	EBERR	LC	RL	UN			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 23-2. Ethernet Interrupt Event Register (EIR)

Table 23-4. EIR Field Descriptions

Bits	Name	Description
31	HBERR	Heartbeat error. This interrupt indicates that HBC is set in the TCR register and that the COL input was not asserted within the Heartbeat window following a transmission.
30	BABR	Babbling receive error. This bit indicates a frame was received with length in excess of RCR[MAX_FL] bytes.
29	BABT	Babbling transmit error. This bit indicates that the transmitted frame length has exceeded RCR[MAX_FL] bytes. This condition is usually caused by a frame that is too long being placed into the transmit data buffer(s). Truncation does not occur.
28	GRA	Graceful stop complete. This interrupt is asserted for one of three reasons. Graceful stop means that the transmitter is put into a pause state after completion of the frame currently being transmitted. 1) A graceful stop, which was initiated by the setting of the TCR[GTS] bit is now complete. 2) A graceful stop, which was initiated by the setting of the TCR[TFC_PAUSE] bit is now complete. 3) A graceful stop, which was initiated by the reception of a valid full-duplex flow control “pause” frame is now complete. See the “Full-Duplex Flow Control” section of the Functional Description chapter.

Table 23-4. EIR Field Descriptions (Continued)

Bits	Name	Description
27	TXF	Transmit frame interrupt. This bit indicates that a frame has been transmitted and that the last corresponding buffer descriptor has been updated.
26	TXB	Transmit buffer interrupt. This bit indicates that a transmit buffer descriptor has been updated.
25	RXF	Receive frame interrupt. This bit indicates that a frame has been received and that the last corresponding buffer descriptor has been updated.
24	RXB	Receive buffer interrupt. This bit indicates that a receive buffer descriptor has been updated that was not the last in the frame.
23	MII	MII interrupt. This bit indicates that the MII has completed the data transfer requested.
22	EBERR	Ethernet bus error. This bit indicates that a system bus error occurred when a DMA transaction was underway. When the EBERR bit is set, ECR[ETHER_EN] is cleared, halting frame processing by the FEC. When this occurs software needs to insure that the FIFO controller and DMA are also soft reset.
21	LC	Late collision. This bit indicates that a collision occurred beyond the collision window (slot time) in half-duplex mode. The frame is truncated with a bad CRC and the remainder of the frame is discarded.
20	RL	Collision retry limit. This bit indicates that a collision occurred on each of 16 successive attempts to transmit the frame. The frame is discarded without being transmitted and transmission of the next frame commences. Can only occur in half-duplex mode.
19	UN	Transmit FIFO underrun. This bit indicates that the transmit FIFO became empty before the complete frame was transmitted. A bad CRC is appended to the frame fragment and the remainder of the frame is discarded.
18–0	—	Reserved, read as 0

Table 23-5. Error Interrupts and Block Counters

Interrupt	Counter(s)
HBERR	IEEE_T_SQE
BABR	RMON_R_OVERSIZE (good CRC), RMON_R_JAB (bad CRC)
BABT	RMON_T_OVERSIZE (good CRC), RMON_T_JAB (bad CRC)
LATE_COL	IEEE_T_LCOL
COL_RETRY_LIM	IEEE_T_EXCOL
XFIFO_UN	IEEE_T_MACERR

23.3.4.2 Ethernet Interrupt Mask Register (EIMR)

The EIMR controls which of the interrupt events flagged in the EIR are allowed to generate actual interrupts. If the corresponding bits in both the EIR and EIMR are set, the interrupt is signaled to the CPU. The interrupt signal remains asserted until a 1 is written to the EIR bit (write 1 to clear) or a 0 is written to the EIMR bit. This register is cleared upon a hardware reset.

The EIMR bit assignments are the same as for the EIR: they are shown in Figure 23-2 and described in Table 23-6.

Table 23-6. EIMR Field Descriptions

Bits	Name	Description
31–19	See Table 23-4.	Interrupt mask. Each bit corresponds to an interrupt source defined by the EIR register. The corresponding EIMR bit determines whether an interrupt condition can generate an interrupt. At every system clock, the EIR samples the signal generated by the interrupting source. The corresponding EIR bit reflects the state of the interrupt signal even if the corresponding EIMR bit is cleared. 0 The corresponding interrupt source is masked. 1 The corresponding interrupt source is not masked.
18–0	—	Reserved, read as 0

23.3.4.3 Receive Descriptor Active Register (RDAR)

RDAR is a user-writeable command register which indicates that the receive descriptor ring has been updated, and that empty receive buffers have been produced by the driver with the empty bit set.

The RDAR[R_DES_ACTIVE] bit is set whenever the register is written, independent of the data actually written by the user. When set, the FEC polls the receive descriptor ring and processes receive frames (provided ECR[ETHER_EN] is also set to 1). After the FEC polls a receive descriptor whose empty bit is not set, then the FEC clears the RDAR[R_DES_ACTIVE] bit and ceases receive descriptor ring polling until the user sets the bit again, signifying that additional descriptors have been placed into the receive descriptor ring.

The RDAR is cleared at reset, and when ECR[ETHER_EN] is cleared.

The RDAR bit assignments are shown in Figure 23-3 and described in Table 23-7.



Figure 23-3. Receive Descriptor Active Register (RDAR)

Table 23-7. RDAR Field Descriptions

Bits	Name	Description
31–25	—	Reserved, read as 0
24	R_DES_ACTIVE	Set to one when this register is written, regardless of the value written. Cleared by the FEC device when the FEC polls a receive descriptor whose empty bit is not set. Also cleared when ECR[ETHER_EN] is cleared.
23–0	—	Reserved, read as 0

23.3.4.4 Transmit Descriptor Active Register (TDAR)

The TDAR is a command register, written to by the user, to indicate that the transmit descriptor ring has been updated (transmit buffers have been produced by the driver with the ready bit set in the buffer descriptor).

Whenever the register is written the TDAR[X_DES_ACTIVE] bit is set to 1, independent of the data actually written by the user. When set, the FEC polls the transmit descriptor ring and process transmit frames (provided ECR[ETHER_EN] is also set to 1). After the FEC polls a transmit descriptor whose ready bit is not set, then the FEC clears the TDAR[X_DES_ACTIVE] bit and ceases transmit descriptor ring polling until the user sets the bit again, signifying additional descriptors have been placed into the transmit descriptor ring.

The TDAR is cleared at reset, when ECR[ETHER_EN] is cleared, or when ECR[RESET] is set to 1.

The TDAR bit assignments are shown in Figure 23-4 and described in Table 23-8.



Figure 23-4. Transmit Descriptor Active Register (TDAR)

Table 23-8. TDAR Field Descriptions

Bits	Name	Description
31–25	—	Reserved, read as 0

Table 23-8. TDAR Field Descriptions (Continued)

Bits	Name	Description
24	X_DES_ACTIVE	Set to one when this register is written, regardless of the value written. Cleared by the FEC device when the FEC polls a transmit descriptor whose ready bit is not set. Also cleared when ECR[ETHER_EN] is cleared.
23–0	—	Reserved, read as 0

23.3.4.5 Ethernet Control Register (ECR)

The ECR is used to enable/disable the FEC. ECR is a read/write user register, though both fields in this register can also be altered by hardware.

ECR bit assignments are shown in Figure 23-5 and described in Table 23-9.

Offset 0x0024 (ECR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R															ETHER_EN	RESET
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 23-5. Ethernet Control Register (ECR)

Table 23-9. ECR Field Descriptions

Bits	Name	Description
31-2	—	Reserved.

Table 23-9. ECR Field Descriptions (Continued)

Bits	Name	Description
1	ETHER_EN	When this bit is set, the FEC is enabled, and reception and transmission are possible. When this bit is cleared, reception is immediately stopped and transmission is stopped after a bad CRC is appended to any currently transmitted frame. The buffer descriptor(s) for an aborted transmit frame are not updated after clearing this bit. When ETHER_EN is cleared, the DMA, buffer descriptor, and FIFO control logic are reset, including the buffer descriptor and FIFO pointers. The ETHER_EN bit is altered by hardware under the following conditions: • ECR[RESET] is set by software, in which case ETHER_EN is cleared • an error condition causes the EIR[EBERR] bit to set, in which case ETHER_EN isis cleared
0	RESET	When this bit is set, the equivalent of a hardware reset is performed but it is local to the FEC. ETHER_EN is cleared and all other FEC registers take their reset values. Also, any transmission/reception currently in progress is abruptly aborted. This bit is automatically cleared by hardware during the reset sequence. The reset sequence takes approximately 8 system clock cycles after RESET is written with a 1.

23.3.4.6 MII Management Frame Register (MMFR)

The MMFR is used to communicate with the attached MII compatible PHY device(s), providing read/write access to their MII registers. Performing a write to MMFR causes a management frame to be generated unless the MII-SPEED field of the MSCR has been set to 0, in which case MSCR is set to a non-zero value and an MII frame is generated with the data previously written to MMFR. This allows MMFR and MSCR to be programmed in either order if the MII-SPEED field of MSCR is zero (for further details see Section 23.3.4.7, “MII Speed Control Register (MSCR)”).

The MMFR does not reset to a definite value. MMFR bit assignments are shown in Figure 23-6 and described in Table 23-10.

Offset 0x0040 (MMFR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	ST		OP		PA				RA						TA	
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DATA															
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

Figure 23-6. MII Management Frame Register (MMFR)

Table 23-10. MMFR Field Descriptions

Bits	Name	Description
31–30	ST	Start of frame delimiter. These bits must be programmed to 01 for a valid MII management frame.
29–28	OP	Operation code. This field must be programmed to 10 (read) or 01 (write) to generate a valid MII management frame. A value of 11 produces “read” frame operation while a value of 00 produces “write” frame operation, but these frames is not MII compatible.
27–23	PA	PHY address. This field specifies one of up to 32 attached PHY devices.
22–18	RA	Register address. This field specifies one of up to 32 registers within the specified PHY device.
17–16	TA	Turn around. This field must be programmed to 10 to generate a valid MII management frame.
15–0	DATA	Management frame data. This is the field for data to be written to or read from the PHY register.

To perform a read or write operation on the MII Management Interface, the MMFR must be written to by the user. To generate a valid read or write management frame, the ST field must be written with a 01 pattern, and the TA field must be written with a 10. If other patterns are written to these fields, a frame isis generated but does not comply with the IEEE 802.3 MII definition.

To generate an IEEE 802.3-compatible MII management interface write frame (write to a PHY register), the user must write {01 01 PHYAD REGAD 10 DATA} to the bit fields of the MMFR, as shown in Table 23-10. Writing this pattern causes the control logic to shift out the data in the MMFR following a preamble generated by the control state machine. During this time the contents of the MMFR is altered as the contents are serially shifted and is unpredictable if read by the user. After the write management frame operation has completed, the MII interrupt is generated. At this time the contents of the MMFR matches the original value written.

To generate an MII management interface read frame (read a PHY register) the user must write {01 10 PHYAD REGAD 10 XXXX} to the bit fields of the MMFR shown in Table 23-10 (the contents of the 4-bit DATA field are arbitrary). Writing this pattern causes the control logic to shift out the data in the MMFR following a preamble generated by the control state machine. During this time the contents of the MMFR is altered as the contents are serially shifted, and is unpredictable if read by the user. After the read management frame operation has completed, the MII interrupt is generated. At this time the contents of the MMFR matches the original value written except for the DATA field whose contents have been replaced by the value read from the PHY register.

If the MMFR is written to while frame generation is in progress, the frame contents is altered. Software uses the MII interrupt to avoid writing to the MMFR while frame generation is in progress.

23.3.4.7 MII Speed Control Register (MSCR)

MSCR bit assignments are shown in Figure 23-7 and described in Table 23-11. The MSCR provides control of the frequency of the MII clock (FEC_MDC signal), and allows a preamble drop on the MII management frame.



Figure 23-7. MII Speed Control Register (MSCR)

Table 23-11. MSCR Field Descriptions

Bits	Name	Description
31–8	—	Reserved, read as 0
7	DIS_PREAMBLE	Asserting this bit causes preamble (0xFFFF_FFFF) not to be prepended to the MII management frame. The MII standard allows the preamble to be dropped if the attached PHY device(s) does not require it.
6–1	MII_SPEED	MII_SPEED controls the frequency of the MII management interface clock (FEC_MDC) relative to the system clock. A value of 0 in this field “turns off” the FEC_MDC and leave it in low voltage state. Any non-zero value results in the FEC_MDC frequency of 1/(MII_SPEED*2) of the system clock frequency.
0	—	Reserved, read as 0

The MII_SPEED field must be programmed with a value to provide an FEC_MDC frequency of less than or equal to 2.5 MHz to be compatible with the IEEE 802.3 MII specification. The MII_SPEED must be set to a non-zero value in order to generate a read or write management frame. After the management frame is complete the MSCR can optionally be set to zero to turn off the FEC_MDC. The FEC_MDC generated has a 50% duty cycle except when MII_SPEED is changed during operation (change takes effect following either a rising or falling edge of FEC_MDC).

The FEC_MDC frequency depends on both the system clock frequency and the MII_SPEED register. If the system clock is 25 MHz, programming the MII_SPEED register to 0x0000_0005 results in an FEC_MDC frequency of 25 MHz * 1/10 = 2.5 MHz. A table showing optimum values for MII_SPEED for different system clock frequencies is provided below.

Table 23-12. Programming Examples for MSCR

System Clock Frequency	MII_SPEED (field in reg)	FEC_MDC frequency
25 MHz	0x5	2.5 MHz
33 MHz	0x7	2.36 MHz
40 MHz	0x8	2.5 MHz

Table 23-12. Programming Examples for MSCR

System Clock Frequency	MII_SPEED (field in reg)	FEC_MDC frequency
50 MHz	0xA	2.5 MHz
66 MHz	0xD	2.54 MHz

23.3.4.8 MIB Control Register (MIBC)

The MIB control register is a read/write register used to provide control of and to observe the state of the Message Information Block (MIB). This register is accessed by user software if there is a need to disable the MIB operation. For example, in order to clear all MIB counters in RAM the user disables the MIB, then clears all the MIB RAM locations, then enables the MIB. The MIB_DISABLE bit is reset to 1. See Table 23-3 for the locations of the MIB counters.

MIBC bit assignments are shown in Figure 23-8 and described in Table 23-13.

Offset 0x0064 (MIBC) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	MIB_DISABLE	MIB_IDLE														
W																
Reset	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 23-8. MIB Control Register (MIBC)

Table 23-13. MIBC Field Descriptions

Bits	Name	Description
31	MIB_DISABLE	A read/write control bit. If set, the MIB logic halts and not update any MIB counters.
30	MB_IDLE	A read-only status bit. If set the MIB block is not currently updating any MIB counters.
29–0	—	Reserved.

23.3.4.9 Receive Control Register (RCR)

RCR bit fields are shown in Figure 23-9 and described in Table 23-14. The RCR is programmed by the user, and controls the operational mode of the receive block. It can only be written to when ECR[ETHER_EN] = 0 (that is, during initialization).

Offset 0x0084 (RCR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R						MAX_FL										
W																
Reset	0	0	0	0	0	1	0	1	1	1	1	0	1	1	1	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R											FCE	BC_REJ	PROM	MII_MODE	DRT	LOOP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 23-9. Receive Control Register (RCR)

Table 23-14. RCR Field Descriptions

Bits	Name	Description
31–27	—	Reserved, read as 0
26–16	MAX_FL	Maximum frame length. Resets to decimal 1518. Length is measured starting at DA and includes the CRC at the end of the frame. Transmit frames longer than MAX_FL causes the BABT interrupt to occur. Receive Frames longer than MAX_FL causes the BABR interrupt to occur and sets the LG bit in the end of frame receive buffer descriptor. The recommended default value to be programmed by the user is 1518 or 1522 (if VLAN Tags are supported).
15–6	—	Reserved, read as 0
5	FCE	Flow control enable. When FCE is set to 1, the receiver detects pause frames. Upon pause frame detection, the transmitter stops transmitting data frames for a given duration.
4	BC_REJ	Broadcast frame reject. When BC_REJ is set to 1, frames with DA (destination address) = 0xFF_FF_FF_FF_FF_FF are rejected unless the PROM bit is set to 1. If both BC_REJ and PROM are set to 1, then frames with broadcast DA is accepted and the M (MISS) bit is set in the receive buffer descriptor.
3	PROM	Promiscuous mode. All frames are accepted regardless of address matching.
2	MII_MODE	Media independent interface mode. Selects external interface mode. Setting this bit to one selects MII mode, setting this bit equal to zero selects 7-wire mode (used only for serial 10 Mbps). This bit controls the interface mode for both transmit and receive blocks.
1	DRT	Disable receive on transmit. 0 Receive path operates independently of transmit (use for full-duplex or to monitor transmit activity in half-duplex mode). 1 Disable reception of frames while transmitting (normally used for half-duplex mode).
0	LOOP	Internal loopback.When LOOP is set to 1, transmitted frames are looped back internal to the device and the transmit output signals are not asserted. The system clock is substituted for the FEC_TX_CLK when LOOP is set to 1. DRT must be set to zero when setting LOOP to 1.

23.3.4.10 Transmit Control Register (TCR)

TCR bit fields are shown in Figure 23-9 and described in Table 23-14. This register is read/write, and is written by the user to configure the transmit block. Bits [2:1] must only be modified when ECR[ETHER_EN] = 0 (that is, during initialization). This register is cleared at system reset.

Offset 0x00C4 (TCR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R												RFC_PAUSE	TFC_PAUSE	FDEN	HBC	GTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 23-10. Transmit Control Register (TCR)

Table 23-15. TCR Field Descriptions

Bits	Name	Description
31–5	—	Reserved read as 0
4	RFC_PAUSE	Receive frame control pause. This read-only status bit is set to 1 when a full-duplex flow control pause frame has been received and the transmitter is paused for the duration defined in this pause frame. This bit automatically clears when the pause duration is complete. 0 Transmitter is not paused 1 Transmitter is paused after reception of full-duplex flow control pause frame
3	TFC_PAUSE	Transmit frame control pause. When this bit is set to 1, a pause frame is transmitted according to the following steps: 1)FEC stops transmission of data frames after the current transmission is complete. 2)The GRA interrupt in the EIR register is asserted. 3)With transmission of data frames stopped, the FEC transmits a MAC control pause frame. 4)The FEC clears the TFC_PAUSE bit and resume transmitting data frames. Note that the FEC can still transmit a MAC control pause frame when the transmitter is paused due to user assertion of GTS or reception of a pause frame. 0 No pause frame is transmitted 1 Pause frame is transmitted
2	FDEN	Full duplex enable. When FDEN is set to 1, frames are transmitted independent of carrier sense and collision inputs. This bit must only be modified when ETHER_EN is cleared. 0 Full duplex is not enabled 1 Full duplex is enabled

Table 23-15. TCR Field Descriptions (Continued)

Bits	Name	Description
1	HBC	Heartbeat control. When HBC is set to 1, the heartbeat check is performed after end of transmission and the HB bit in the status register is set if the collision input does not assert within the heartbeat window. This bit must only be modified when ETHER_EN is cleared. 0 Heartbeat check is not performed after end of transmission 1 Heartbeat check is performed after end of transmission
0	GTS	Graceful transmit stop. When GTS is set to 1, the FEC stops transmission after any frame that is currently being transmitted is complete and the GRA interrupt in the EIR register is asserted. If frame transmission is not currently underway, the GRA interrupt is asserted immediately. After transmission has completed, a “restart” can be accomplished by clearing the GTS bit. The next frame in the transmit FIFO is then transmitted. If an early collision occurs during transmission when GTS = 1, transmission stops after the collision. The frame is transmitted again after GTS is cleared. **Note:** There can be old frames in the transmit FIFO that is transmitted when GTS is reasserted. To avoid this, clear ECR[ETHER_EN] following the GRA interrupt. 0 Graceful transmit stop is not enabled 1 Graceful transmit stop is enabled.

23.3.4.11 Physical Address Low Register (PALR)

The PALR is written by the user, and contains the lower 32 bits (bytes 0,1,2,3) of the 48-bit address used in the address recognition process to check for possible match between the DA field of receive frames and an individual DA. This register is also used for bytes 0 through 3 of the 6-byte source address field when transmitting pause frames. This register is unaffected by reset and must be initialized by the user.

PALR bit fields are shown in Figure 23-11 and described in Table 23-16.



Figure 23-11. Physical Address Low Register (PALR)

Table 23-16. PALR Field Descriptions

Bits	Name	Description
31–0	PADDR1	Bytes 0 (bits 31:24), 1 (bits 23:16), 2 (bits 15:8) and 3 (bits 7:0) of the 6-byte individual address to be used for exact match, and the source address field in pause frames.

23.3.4.12 Physical Address Upper Register (PAUR)

The PAUR is written by the user, and contains the upper 16 bits (bytes 4 and 5) of the 48-bit address used in the address recognition process to check for possible match between the DA field of receive frames and an individual DA. In addition, this register is used in bytes 4 and 5 of the 6-byte source address field when transmitting pause frames. Bits 15:0 of PAUR contain a constant type field (0x8808) used for transmission of pause frames. This register is unaffected by reset, and bits 31:16 must be initialized by the user.

PAUR bit fields are shown in Figure 23-12 and described in Table 23-17.

Offset 0x00E8 (PAUR) Access: Mixed

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	PADDR2															
W																
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TYPE															
W																
Reset	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0

Figure 23-12. Physical Address Upper Register (PAUR)

Table 23-17. PAUR Field Descriptions

BIts	Name	Description
31–16	PADDR2	Bytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte individual address to be used for exact match, and the source address field in pause frames.
15–0	TYPE	Type field in pause frames. This field has a constant value of 0x8808.

23.3.4.13 Opcode/Pause Duration Register (OPDR)

OPDR contains the 16-bit Opcode, and 16-bit pause duration fields used in transmission of a pause frame. The Opcode field is a constant value, 0x0001. When another node detects a pause frame, that node pauses transmission for the duration specified in the pause duration field. This register is not reset and must be initialized by the user.

OPDR bit fields are shown in Figure 23-13 and described in Table 23-18.



Figure 23-13. Opcode/Pause Duration Register (OPDR)

Table 23-18. OPD Field Descriptions

Bits	Name	Description
31–16	OPCODE	Opcode field used in pause frames. These bits are a constant, 0x0001.
15–0	PAUSE_DUR	Pause duration field used in pause frames.

23.3.4.14 Descriptor Individual Address Upper Register (IAUR)

IAUR bit fields are shown in Figure 23-14 and described in Table 23-19. The IAUR is written by the user, and contains the upper 32 bits of the 64-bit individual address hash table used in the address recognition process to check for possible match between the DA field of receive frames and an individual DA. This register is unaffected by reset, and must be initialized by the user.



Figure 23-14. Descriptor Individual Upper Address Register (IAUR)

Table 23-19. IAUR Field Descriptions

Bits	Name	Description
31–0	IADDR1	The upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address. Bit 31 of IADDR1 contains hash index bit 63. Bit 0 of IADDR1 contains hash index bit 32.

23.3.4.15 Descriptor Individual Address Lower Register (IALR)

The IALR is written by the user, and contains the lower 32 bits of the 64-bit individual address hash table used in the address recognition process to check for possible match with the DA field of receive frames with an individual DA. This register is unaffected by reset, and must be initialized by the user.

IAUR bit fields are shown in Figure 23-15 and described in Table 23-20.



Figure 23-15. Descriptor Individual Address Lower Register (IALR)

Table 23-20. IALR Field Descriptions

Bits	Name	Description
31–0	IADDR2	The lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a unicast address. Bit 31 of IADDR2 contains hash index bit 31. Bit 0 of IADDR2 contains hash index bit 0.

23.3.4.16 Descriptor Group Address Upper Register (GAUR)

The GAUR is written by the user, and contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. This register must be initialized by the user.

GAUR bit fields are shown in Figure 23-16 and described in Table 23-21.

Offset 0x0120 (GAUR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	GADDR1															
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	GADDR1															
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

Figure 23-16. Descriptor Group Upper Address Register (GAUR)

Table 23-21. GAUR Field Descriptions

Bits	Name	Description
31–0	GADDR1	The GADDR1 register contains the upper 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. Bit 31 of GADDR1 contains hash index bit 63. Bit 0 of GADDR1 contains hash index bit 32.

23.3.4.17 Descriptor Group Address Lower Register (GALR)

The GALR is written by the user, and contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. This register must be initialized by the user.

GALR bit fields are shown in Figure 23-17 and described in Table 23-22.

Offset 0x0124 (GALR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	GADDR2															
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	GADDR2															
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

Figure 23-17. Descriptor Group Lower Address Register (GALR)

Table 23-22. GALR Field Descriptions

Bits	Name	Description
31–0	GADDR2	The GADDR2 register contains the lower 32 bits of the 64-bit hash table used in the address recognition process for receive frames with a multicast address. Bit 31 of GADDR2 contains hash index bit 31. Bit 0 of GADDR2 contains hash index bit 0.

23.3.4.18 Transmit FIFO Watermark Register (TFWR)

The TFWR is programmed by the user to control the amount of data required in the transmit FIFO before transmission of a frame can begin. This allows the user to minimize transmit latency (TFWR[1:0] = 0*n*) or allow for larger bus access latency (TFWR[1:0] = 11) due to contention for the system bus. Setting the watermark to a high value minimizes the risk of transmit FIFO underrun due to contention for the system bus. In some use cases the byte counts associated with the TFWR field need to be modified to match system requirements, such as the worst-case bus access latency by the transmit data DMA channel.

TFWR bit fields are shown in Figure 23-18 and described in Table 23-23.

Offset 0x0144 (TFWR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R															X_WMRK	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 23-18. Transmit FIFO Watermark Register (TFWR)

Table 23-23. TFWR Field Descriptions

Bits	Name	Description
31–2	—	Reserved, read as 0
1–0	X_WMRK	Number of bytes written to transmit FIFO before transmission of a frame begins 0x 64 bytes written 10 128 bytes written 11 192 bytes written

23.3.4.19 FIFO Receive Bound Register (FRBR)

The FRBR register can be read to determine the upper address bound of the FIFO RAM. Drivers can use this value, along with the FRSR to appropriately divide the available FIFO RAM between the transmit and receive data paths.

FRBR bit fields are shown in Figure 23-19 and described in Table 23-24.

Offset 0x014C (FRBR) Access: Read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	1	R_BOUND								0	0
W																
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Figure 23-19. FIFO Receive Bound Register (FRBR)

Table 23-24. FRBR Field Descriptions

Bits	Name	Description
31–10	—	Reserved, read as 0 (except bit 10, which is read as 1).
9–2	R_BOUND	Read-only. Highest valid FIFO RAM address.
1–0	—	Reserved, read as 0.

23.3.4.20 FIFO Receive Start Register (FRSR)

FRSR is an 8-bit register programmed by the user to indicate the starting address of the receive FIFO. FRSR marks the boundary between the transmit and receive FIFOs. The transmit FIFO uses addresses from the start of the FIFO to the location four bytes before the address programmed into the FRSR. The receive FIFO uses addresses from FRSR to FRBR inclusive.

The default value of the receive FIFO starting address is 0x40. This is the value assigned by hardware at reset.

FRSR bit assignments are shown in Figure 23-20 and described in Table 23-25.

Offset 0x0150 (FRSR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	1	R_FSTART								0	0
W																
Reset	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

Figure 23-20. FIFO Receive Start Register (FRSR)

Table 23-25. FRSR Field Descriptions

Bits	Name	Description
31–10	—	Reserved, read as 0 (except bit 10, which is read as 1).
9–2	R_FSTART	Address of first receive FIFO location. Acts as delimiter between receive and transmit FIFOs.
1–0	—	Reserved, read as 0.

23.3.4.21 Receive Buffer Descriptor Ring Start Register (ERDSR)

The register is written by the user, and provides a pointer to the start of the circular receive buffer descriptor queue in external memory. This pointer must be 32-bit aligned; however, 128-bit aligned pointers are recommended (that is, evenly divisible by 16).

ERDSR bit assignments are shown in Figure 23-21 and described in Table 23-26.

This register is unaffected by reset and must be initialized by the user prior to operation.

Offset 0x0180 (ERDSR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	R_DES_START															
W																
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	R_DES_START															
W																
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

Figure 23-21. Receive Descriptor Ring Start Register (ERDSR)

Table 23-26. ERDSR Field Descriptions

Bits	Name	Description
31–2	R_DES_START	Pointer to start of receive buffer descriptor queue.
1–0	—	Reserved, read as 0

23.3.4.22 Transmit Buffer Descriptor Ring Start Register (ETDSR)

ETDSR bit assignments are shown in Figure 23-21 and described in Table 23-26. The register is written by the user, and provides a pointer to the start of the circular transmit buffer descriptor queue in external memory. This pointer must be 32-bit aligned; however, 128-bit aligned pointers are recommended (that is, evenly divisible by 16).

This register is unaffected by reset and must be initialized by the user prior to operation.



Figure 23-22. Transmit Buffer Descriptor Ring Start Register (ETDSR)

Table 23-27. ETDSR Field Descriptions

Bits	Name	Description
31–2	X_DES_START	Pointer to start of transmit buffer descriptor queue.
1–0	—	Reserved, read as 0

23.3.4.23 Maximum Receive Buffer Size Register (EMRBR)

The EMRBR, shown in Figure 23-23 and Table 23-28, is a user-programmable register which dictates the maximum size of all receive buffers. Note that because receive frames is truncated at 2k-1(2047) bytes, bits 31-11 are not used. The programmed value accounts for the fact that the receive CRC is always written into the last receive buffer. To allow one maximum size frame per buffer, EMRBR must be set to RCR[MAX_FL] or larger. The EMRBR must be evenly divisible by 16. To ensure this, bits 3-0 are forced low, and hence only bits 10-4 are actually used. To minimize bus utilization (descriptor fetches) it is recommended that EMRBR be greater than or equal to 256 bytes.

The EMRBR is unaffected by reset, and must be initialized by the user.

Offset 0x0188 (EMRBR) Access: Read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R						R_BUF_SIZE										
W																
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

Figure 23-23. Receive Buffer Size Register (EMRBR)

Table 23-28. EMRBR Field Descriptions

Bits	Name	Description
30–11	—	Reserved, is written to 0 by the host processor.
10–4	R_BUF_SIZE	Receive buffer size.
3–0	—	Reserved, is written to 0 by the host processor.

23.4 Functional Description

This section provides a detailed description of the functions of the FEC including:

- Network interface options
- Frame transmission and reception
- Full-duplex flow control
- Internal and external loopback

23.4.1 Network Interface Options

The FEC supports both an MII interface for 10/100 Mbps Ethernet, and a 7-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by the RCR[MII_MODE] bit. In MII mode (RCR[MII_MODE] = 1), there are 18 signals defined by the IEEE 802.3 standard and supported by the FEC. These signals are shown in Table 23-29 below.

Table 23-29. MII Mode Signal Configuration

Signal Description	FEC Signal Name	Direction
Transmit clock	FEC_TX_CLK	In
Transmit enable	FEC_TX_EN	Out
Transmit data	FEC_TXD[3:0]	Out
Transmit error	FEC_TX_ER	Out

Table 23-29. MII Mode Signal Configuration (Continued)

Signal Description	FEC Signal Name	Direction
Collision	FEC_COL	In
Carrier sense	FEC_CRS	In
Receive clock	FEC_RX_CLK	In
Receive data valid	FEC_RX_DV	In
Receive data	FEC_RXD[3:0]	In
Receive error	FEC_RX_ER	In
Management data clock	FEC_MDC	Out
Management data input/output	FEC_MDIO	I/O

The 7-wire serial interface (RCR[MII_MODE] = 0) operates in what is generally referred to as AMD mode. 7-wire mode connections to the external transceiver are shown in Table 23-30.

Table 23-30. 7-Wire Mode Signal Configuration

Signal Description	FEC Signal Name	Direction
Transmit clock	FEC_TX_CLK	In
Transmit enable	FEC_TX_EN	Out
Transmit data	FEC_TXD[0]	Out
Collision	FEC_COL	In
Receive clock	FEC_RX_CLK	In
Receive data valid	FEC_RX_DV	In
Receive data	FEC_RXD[0]	In

23.4.2 FEC Frame Transmission

The Ethernet transmitter is designed to work with almost no intervention from software. After ECR[ETHER_EN] is set to 1 and data appears in the transmit FIFO, the FEC is able to transmit onto the network.

When the transmit FIFO fills to the watermark (defined by the TFWR register), the FEC transmit logic asserts FEC_TX_EN and start transmitting the preamble (PA) sequence, the start frame delimiter (SFD), and then the frame information from the FIFO. However, the controller postpones transmission if the network is busy (that is, the carrier sense signal FEC_CRS is asserted). Before transmitting, the controller waits for carrier sense to become inactive, then determines if carrier sense remains inactive for 60 bit periods. If so, the transmission begins after waiting an additional 36 bit periods (96 bit periods after carrier sense originally became inactive). See Section 23.4.2.3, “Transmission Error Handling” for more details.

If a collision occurs during transmission of a frame in half-duplex mode, the Ethernet controller follows the specified backoff procedures (see Section 23.4.2.2, “Collision Handling”) and attempts to retransmit the frame until the retry limit is reached. The transmit FIFO stores at least the first 64 bytes of the transmit

frame, so that they do not have to be retrieved from system memory in case of a collision. This improves bus utilization and latency in case immediate retransmission is necessary.

When all the frame data has been transmitted, if the TC bit is set in the transmit frame control word then a 32-bit cyclic redundancy check (CRC) known as the frame check sequence (FCS) is appended. If the ABC bit is set in the transmit frame control word, a bad CRC is appended to the frame data regardless of the TC bit value. Following the transmission of the CRC, the Ethernet controller writes the frame status information to the MIB block. Short frames are automatically padded by the transmit logic (if the TC bit in the transmit buffer descriptor for the end of frame buffer is set to 1).

Both buffer (TXB) and frame (TXF) interrupts can be generated as determined by the settings in the EIMR.

The transmit error interrupts are HBERR, BABT, LATE_COL, COL_RETRY_LIM, and XFIFO_UN. If the transmit frame length exceeds MAX_FL bytes the BABT interrupt is asserted: however, the entire frame is transmitted (no truncation).

Transmission is paused by setting the graceful transmit stop (GTS) bit in the TCR register. When the TCR[GTS] is set to 1, the FEC transmitter stops immediately if transmission is not in progress; otherwise, it continues transmission until the current frame either finishes or terminates with a collision. After the transmitter has stopped the GRA (graceful stop complete) interrupt is asserted. If TCR[GTS] is cleared, the FEC resumes transmission with the next frame.

The Ethernet controller transmits bytes LSB first.

23.4.2.1 Transmit Inter-Packet Gap (IPG) Time

The minimum inter-packet gap (IPG) time for back-to-back transmission is 96 bit periods. After completing a transmission or after the backoff algorithm completes, the transmitter waits for carrier sense to be negated before starting its 96-bit–period IPG counter. Frame transmission begins 96 bit periods after carrier sense is negated if it stays negated for at least 60 bit periods. If carrier sense is asserted during the last 36 bit periods, it is ignored and a collision occurs.

23.4.2.2 Collision Handling

If a collision occurs during frame transmission, the Ethernet controller continues the transmission for at least 32 bit periods, transmitting a jam pattern consisting of 32 ones. If the collision occurs during the preamble sequence, the jam pattern is sent after the end of the preamble sequence.

If a collision occurs within 512 bit periods, the retry process is initiated. The transmitter waits a random number of slot periods, where one slot period is 512 bit periods. If a collision occurs after 512 bit periods, then no retransmission is performed and the end of frame buffer is closed with a late collision (LC) error indication.

23.4.2.3 Transmission Error Handling

The Ethernet controller reports frame transmission error conditions using the FEC RxBDs, the EIR register, and the MIB block counters

There are four types of transmission errors:

- Transmitter underrun
- Retransmission attempts limit expired
- Late collision
- Heartbeat

The FEC's procedures for handling these errors are described in the following subsections.

23.4.2.3.1 Transmitter Underrun

If this error occurs, the FEC sends 32 bits that ensure a CRC error, then stops transmitting. All remaining buffers for that frame are then flushed and closed. The UN bit is set in the EIR and the UN interrupt is asserted (if enabled in the EIMR register). The FEC then continues to the next transmit buffer descriptor and begin transmitting the next frame.

23.4.2.3.2 Retransmission Attempts Limit Expired

When this error occurs, the FEC terminates transmission. All remaining buffers for that frame are flushed and closed, and the RL bit is set in the EIR. The FEC then continues to the next transmit buffer descriptor and begin transmitting the next frame.

The "RL" interrupt is asserted if enabled in the EIMR register.

23.4.2.3.3 Late Collision

When a collision occurs after the slot time (512 bits starting at the preamble), the FEC terminates transmission. All remaining buffers for that frame are flushed and closed, and the LC bit is set in the EIR register. The FEC then continues to the next transmit buffer descriptor and begin transmitting the next frame.

The LC interrupt is asserted if enabled in the EIMR register.

23.4.2.3.4 Heartbeat

Some transceivers have a self-test feature called "heartbeat" or "signal quality error." To signify a good self-test, the transceiver indicates a collision to the FEC within 4 microseconds after completion of a frame transmitted by the Ethernet controller. This indication of a collision does not imply a real collision error on the network, but is rather an indication that the transceiver still seems to be functioning properly. This is called the heartbeat condition.

If the HBC bit is set in the TCR register and the heartbeat condition is not detected by the FEC after a frame transmission, then a heartbeat error occurs. When this error occurs, the FEC closes the buffer, sets the HB bit in the EIR register, and generates the HBERR interrupt if it is enabled.

23.4.3 FEC Frame Reception

The FEC receiver is designed to work with almost no intervention from the host and can perform address recognition, CRC checking, short frame checking, and maximum frame length checking.

When the driver enables the FEC receiver by setting ECR[ETHER_EN] to 1, it immediately starts processing receive frames. When FEC_RX_DV asserts, the receiver first checks for a valid PA/SFD header. If the PA/SFD is valid, it is stripped and the frame is processed by the receiver. If a valid PA/SFD is not found, the frame is ignored.

In serial mode, the first 16 bit periods of RX_D0 following assertion of FEC_RX_DV are ignored. Following the first 16 bit periods the data sequence is checked for alternating 1/0s. If a 0b11 or 0b00 data sequence is detected during bit periods 17 to 21, the remainder of the frame is ignored. After bit period 21, the data sequence is monitored for a valid SFD (11). If a 0b00 is detected, the frame is rejected. When a 0b11 is detected, the PA/SFD sequence is complete.

In MII mode, the receiver checks for at least one byte matching the SFD. Zero or more PA bytes can occur, but if a 0b00 bit sequence is detected prior to the SFD byte, the frame is ignored.

After the first 6 bytes of the frame have been received, the FEC performs address recognition on the frame.

After a collision window (64 bytes) of data has been received and if address recognition has not rejected the frame, the receive FIFO is signaled that the frame is accepted and can be passed on to the DMA. If the frame is a runt (due to collision) or is rejected by address recognition, the receive FIFO is notified to reject the frame. Thus no collision fragments are presented to the user except late collisions, which indicate serious LAN problems.

During reception, the Ethernet controller checks for various error conditions and after the entire frame is written into the FIFO, a 32-bit frame status word is written into the FIFO. This status word contains the M, BC, MC, LG, NO, CR, OV and TR status bits, and the frame length. See Section 23.4.3.3, “Reception Error Handling” for more details.

Receive Buffer (RXB) and Frame Interrupts (RXF) can be generated if enabled by the EIMR register. The only receive error interrupt is babbling receiver error (BABR). Receive frames are not truncated if they exceed the max frame length (MAX_FL); however, the BABR interrupt occurs and the LG bit in the receive buffer descriptor (RxBD) is set. See Section 23.5.2.3, “Ethernet Receive Buffer Descriptor (RxBD)” for more details.

When the receive frame is complete, the FEC sets the L bit in the RxBD, writes the other frame status bits into the RxBD, and clears the E bit. The Ethernet controller next generates a maskable interrupt (RXF bit in EIR, maskable by RXF bit in EIMR), indicating that a frame has been received and is in memory. The Ethernet controller then waits for a new frame.

The Ethernet controller receives serial data LSB first.

23.4.3.1 Receive Inter-Packet Gap (IPG) Time

The receiver receives back-to-back frames with a minimum spacing of at least 28 bit periods. If an inter-packet gap between receive frames is less than 28 bit periods, the second frame may be discarded by the receiver.

23.4.3.2 Ethernet Address Recognition

Address recognition is accomplished through the use of the receive block and microcode running on the microcontroller. The flowchart shown in Figure 23-24 illustrates the address recognition decisions made by the receive block, while Figure 23-25 illustrates the decisions made by the microcontroller.

The FEC filters the received frames based on destination address (DA) type — individual (unicast), group (multicast), or broadcast (all-ones group address). The difference between an individual address and a group address is determined by the I/G bit in the DA field.

If the DA is a broadcast address, and broadcast reject (RCR[BC_REJ]) is cleared, then the frame is accepted unconditionally, as shown in Figure 23-24. Otherwise, if the DA is not a broadcast address, then the microcontroller runs the address recognition subroutine, as shown in Figure 23-25.

If the DA is a group (multicast) address and flow control is disabled, then the microcontroller performs a group hash table lookup using the 64-entry hash table programmed in GAUR and GALR. If a hash match occurs, the receiver accepts the frame. The hash algorithm is described in Section 23.4.3.2.1, “Hash Algorithm”.

If flow control is enabled, the microcontroller does an exact address match check between the DA and the designated PAUSE DA (01:80:C2:00:00:01). If the receive block determines that the received frame is a valid pause frame, then the frame is rejected. Note the receiver detects a pause frame with the DA field set to either the designated PAUSE DA or the unicast physical address.

If the DA is the individual (unicast) address, the microcontroller performs an individual exact match comparison between the DA and 48-bit physical address that the user programs in the PALR and PAUR registers. If an exact match occurs, the frame is accepted; otherwise, the microcontroller does an individual hash table lookup using the 64-entry hash table programmed in registers, IAUR and IALR (the hash algorithm is described in Section 23.4.3.2.1, “Hash Algorithm”). In the case of an individual hash match, the frame is accepted. Again, the receiver accepts or rejects the frame based on pause frame detection, shown in Figure 23-24.

If neither a hash match (group or individual), nor an exact match occur, then if promiscuous mode is enabled (RCR[PROM] = 1), then the frame is accepted and the MISS bit in the receive buffer descriptor is set: otherwise, the frame is rejected.

Similarly, if the DA is a broadcast address, broadcast reject (RCR[BC_REJ]) is asserted, and promiscuous mode is enabled, then the frame is accepted and the MISS bit in the receive buffer descriptor is set; otherwise, the frame is rejected.

In general, when a frame is rejected, it is flushed from the FIFO.



NOTES:
BC_REJ—Field in RCR register (BroadCast REJect)
PROM—Field in RCR register (PROMiscuous mode)
Pause Frame—Valid PAUSE frame received

Figure 23-24. Ethernet Address Recognition—Receive Block Decisions



NOTES:
FCE - field in RCR register (Flow Control Enable)
I/G - Individual/Group bit in Destination Address (least significant bit in first byte received in MAC frame)

Figure 23-25. Ethernet Address Recognition—Microcode Decisions

23.4.3.2.1 Hash Algorithm

The hash table algorithm used in the group and individual hash filtering operates as follows. The 48-bit destination address is mapped into one of 64 bits, which are represented by 64 bits stored in GAUR, GALR (group address hash match) or IAUR, IALR (individual address hash match). This mapping is performed by passing the 48-bit address through the on-chip 32-bit CRC generator and selecting the six most significant bits of the CRC-encoded result to generate a number between 0 and 63. The MSB of the CRC result selects GAUR (MSB = 1) or GALR (MSB = 0). The least significant five bits of the hash result select the bit within the selected register. If the CRC generator selects a bit that is set in the hash table, the frame is accepted; otherwise, it is rejected. For example, if eight group addresses are stored in the hash table and random group addresses are received, the hash table prevents roughly 56/64 (87.5%) of the group address frames from reaching memory. Those that do reach memory must be further filtered by the processor to determine if they truly contain one of the eight desired addresses.

The effectiveness of the hash table declines as the number of addresses increases.

The hash table registers must be initialized by the user. The CRC32 polynomial to use in computing the hash is shown in Equation :

$$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X + 1$$

Table 23-31 shows example destination addresses and corresponding hash values is included below for reference.

Table 23-31. Destination Address to 6-Bit Hash

48-bit DA (in hex)	6-bit Hash (in hex)	Hash Decimal Value
65:FF:FF:FF:FF:FF	0x0	0
55:FF:FF:FF:FF:FF	0x1	1
15:FF:FF:FF:FF:FF	0x2	2
35:FF:FF:FF:FF:FF	0x3	3
B5:FF:FF:FF:FF:FF	0x4	4
95:FF:FF:FF:FF:FF	0x5	5
D5:FF:FF:FF:FF:FF	0x6	6
F5:FF:FF:FF:FF:FF	0x7	7
DB:FF:FF:FF:FF:FF	0x8	8
FB:FF:FF:FF:FF:FF	0x9	9
BB:FF:FF:FF:FF:FF	0xA	10
8B:FF:FF:FF:FF:FF	0xB	11
0B:FF:FF:FF:FF:FF	0xC	12
3B:FF:FF:FF:FF:FF	0xD	13
7B:FF:FF:FF:FF:FF	0xE	14
5B:FF:FF:FF:FF:FF	0xF	15
27:FF:FF:FF:FF:FF	0x10	16
07:FF:FF:FF:FF:FF	0x11	17
57:FF:FF:FF:FF:FF	0x12	18
77:FF:FF:FF:FF:FF	0x13	19
F7:FF:FF:FF:FF:FF	0x14	20
C7:FF:FF:FF:FF:FF	0x15	21
97:FF:FF:FF:FF:FF	0x16	22
A7:FF:FF:FF:FF:FF	0x17	23
99:FF:FF:FF:FF:FF	0x18	24
B9:FF:FF:FF:FF:FF	0x19	25

Table 23-31. Destination Address to 6-Bit Hash (Continued)

48-bit DA (in hex)	6-bit Hash (in hex)	Hash Decimal Value
F9:FF:FF:FF:FF:FF	0x1A	26
C9:FF:FF:FF:FF:FF	0x1B	27
59:FF:FF:FF:FF:FF	0x1C	28
79:FF:FF:FF:FF:FF	0x1D	29
29:FF:FF:FF:FF:FF	0x1E	30
19:FF:FF:FF:FF:FF	0x1F	31
D1:FF:FF:FF:FF:FF	0x20	32
F1:FF:FF:FF:FF:FF	0x21	33
B1:FF:FF:FF:FF:FF	0x22	34
91:FF:FF:FF:FF:FF	0x23	35
11:FF:FF:FF:FF:FF	0x24	36
31:FF:FF:FF:FF:FF	0x25	37
71:FF:FF:FF:FF:FF	0x26	38
51:FF:FF:FF:FF:FF	0x27	39
7F:FF:FF:FF:FF:FF	0x28	40
4F:FF:FF:FF:FF:FF	0x29	41
1F:FF:FF:FF:FF:FF	0x2A	42
3F:FF:FF:FF:FF:FF	0x2B	43
BF:FF:FF:FF:FF:FF	0x2C	44
9F:FF:FF:FF:FF:FF	0x2D	45
DF:FF:FF:FF:FF:FF	0x2E	46
EF:FF:FF:FF:FF:FF	0x2F	47
93:FF:FF:FF:FF:FF	0x30	48
B3:FF:FF:FF:FF:FF	0x31	49
F3:FF:FF:FF:FF:FF	0x32	50
D3:FF:FF:FF:FF:FF	0x33	51
53:FF:FF:FF:FF:FF	0x34	52
73:FF:FF:FF:FF:FF	0x35	53
23:FF:FF:FF:FF:FF	0x36	54
13:FF:FF:FF:FF:FF	0x37	55
3D:FF:FF:FF:FF:FF	0x38	56
0D:FF:FF:FF:FF:FF	0x39	57
5D:FF:FF:FF:FF:FF	0x3A	58

Table 23-31. Destination Address to 6-Bit Hash (Continued)

48-bit DA (in hex)	6-bit Hash (in hex)	Hash Decimal Value
7D:FF:FF:FF:FF:FF	0x3B	59
FD:FF:FF:FF:FF:FF	0x3C	60
DD:FF:FF:FF:FF:FF	0x3D	61
9D:FF:FF:FF:FF:FF	0x3E	62
BD:FF:FF:FF:FF:FF	0x3F	63

23.4.3.3 Reception Error Handling

The Ethernet controller reports frame reception error conditions using the FEC RxBDs, the EIR register, and the MIB block counters

There are five types of reception errors:

- Overrun
- Non-octet (dribbling bits)
- CRC
- Frame-length violation
- Truncation

These are described in the following subsections.

23.4.3.3.1 Overrun

If the receive block has data to put into the receive FIFO and the receive FIFO is full, the FEC sets the OV bit in the RxBD. All subsequent data in the frame is discarded, and subsequent frames can also be discarded until the receive FIFO is serviced by the DMA and space is made available. At this point the receive frame/status word is written into the FIFO with the OV bit set. This frame must be discarded by the driver.

23.4.3.3.2 Non-Octet (Dribbling Bits)

The Ethernet controller handles up to seven dribbling bits when the receive frame terminates past an non-octet aligned boundary. Dribbling bits are not used in the CRC calculation. If there is a CRC error, then the frame non-octet aligned (NO) error is reported in the RxBD. If there is no CRC error, then no error is reported.

23.4.3.3.3 CRC

When a CRC error occurs with no dribble bits, the FEC closes the buffer and sets the CR bit in the RxBD. CRC checking cannot be disabled, but the CRC error can be ignored if checking is not required.

23.4.3.3.4 Frame Length Violation

When the receive frame length exceeds MAX_FL bytes the BABR interrupt is generated, and the LG bit in the end of frame RxBD is set. The frame is not truncated unless the frame length exceeds 2047 bytes).

23.4.3.3.5 Truncation

When the receive frame length exceeds 2047 bytes, the frame is truncated and the TR bit is set in the RxBD.

23.4.4 Full-Duplex Flow Control

Full-duplex flow control allows the user to transmit pause frames and to detect received pause frames. Upon detection of a pause frame, FEC data frame transmission stops for a given pause duration.

To enable pause frame detection, the FEC must operate in full-duplex mode (TCR[FDEN] asserted) and flow control enable (RCR[FCE]) must be asserted. The FEC detects a pause frame when the fields of the incoming frame match the pause frame specifications, as shown in Table 23-32. In addition, the receive status associated with the frame indicates that the frame is valid.

Table 23-32. Pause Frame Field Specification

48-bit destination address	0x0180_C200_0001 or physical address
48-bit source address	Any
16-bit type	0x8808
16-bit opcode	0x0001
16-bit pause duration	0x0000–0xFFFF

Pause frame detection is performed by the receiver and microcontroller modules. The microcontroller runs an address recognition subroutine to detect the specified pause frame destination address, while the receiver detects the type and opcode pause frame fields. On detection of a pause frame, TCR[GTS] is asserted by the FEC internally. When transmission has paused, the EIR[GRA] interrupt is asserted and the pause timer begins to increment. Note that the pause timer makes use of the transmit backoff timer hardware, which is used for tracking the appropriate collision backoff time in half-duplex mode. The pause timer increments after every slot time, until OPD[PAUSE_DUR] slot times have expired. On OPD[PAUSE_DUR] expiration, TCR[GTS] is cleared allowing FEC data frame transmission to resume. Note that the receive flow control pause (TCR[RFC_PAUSE]) status bit is asserted while the transmitter is paused due to reception of a pause frame.

To transmit a pause frame, the FEC must operate in full-duplex mode and the user must assert flow control pause (TCR[TFC_PAUSE]). On assertion of transmit flow control pause (TCR[TFC_PAUSE]), the transmitter asserts TCR[GTS] internally. When the transmission of data frames stops, the EIR[GRA] (graceful stop complete) interrupt asserts. Following EIR[GRA] assertion, the pause frame is transmitted. On completion of pause frame transmission, flow control pause (TCR[TFC_PAUSE]) and TCR[GTS] are cleared internally.

The user must specify the desired pause duration in the OPD register.

Note that when the transmitter is paused due to receiver/microcontroller pause frame detection, transmit flow control pause (TCR[TFC_PAUSE]) still can be asserted and causes the transmission of a single pause frame. In this case, the EIR[GRA] interrupt is not asserted.

23.4.5 Internal and External Loopback

Both internal and external loopback are supported by the Ethernet controller. In loopback mode, both of the FIFOs are used and the FEC actually operates in a full-duplex fashion. Both internal and external loopback are configured using combinations of the LOOP and DRT bits in the RCR register and the FDEN bit in the TCR register.

For both internal and external loopback set FDEN = 1.

For internal loopback set RCR[LOOP] = 1 and RCR[DRT] = 0. FEC_TX_EN and FEC_TX_ER does not assert during internal loopback. During internal loopback, the transmit/receive data rate is higher than in normal operation because the internal system clock is used by the transmit and receive blocks instead of the clocks from the external transceiver. This causes an increase in the required system bus bandwidth for transmit and receive data being transferred to and from external memory via DMA. It can be necessary to pace the frames on the transmit side and/or limit the size of the frames to prevent transmit FIFO underrun and receive FIFO overflow.

For external loopback set RCR[LOOP] = 0, RCR[DRT] = 0 and configure the external transceiver for loopback.

23.5 Initialization/Application Information

23.5.1 Initialization Sequence

This section describes which registers are reset due to hardware reset, which are reset by the FEC RISC, and what locations the user must initialize prior to enabling the FEC.

23.5.1.1 Hardware Controlled Initialization

In the FEC, registers and control logic that generate interrupts are reset by hardware. A hardware reset negates output signals and resets general configuration bits.

Other registers are reset when the ECR[ETHER_EN] bit is cleared, as indicated in Table 23-33. ECR[ETHER_EN] is cleared by a hard reset or can be cleared by software to halt operation. By clearing ECR[ETHER_EN], the configuration control registers such as the TCR and RCR do not reset, but the entire data path resets.

Table 23-33. Effect on FEC of Clearing ECR[ETHER_EN]

Register/Machine	Reset Value
XMIT block	Transmission is aborted (bad CRC appended)
RECV block	Receive activity is aborted
DMA block	All DMA activity is terminated

Table 23-33. Effect on FEC of Clearing ECR[ETHER_EN] (Continued)

Register/Machine	Reset Value
RDAR	Cleared
TDAR	Cleared
Descriptor Controller block	Halt operation

23.5.1.2 User Initialization (Prior to Asserting ECR[ETHER_EN])

The user must initialize portions the FEC prior to setting the ECR[ETHER_EN] bit. The exact values depend on the particular application. The order of initializations is not important.

The FEC and FEC FIFO/DMA registers requiring initialization are defined in Table 23-34.

Table 23-34. Registers Requiring Initialization before Setting ECR[ETHER_EN]

Register	Location (FEC or FIFO/DMA)	Comments
EIMR	FEC	Requires initialization
EIR	FEC	Must be cleared by writing 0xFFFF_FFFF
TFWR	FEC	Optional
IALR / IAUR	FEC	—
GAUR / GALR	FEC	—
PALR / PAUR	FEC	—
OPD	FEC	Only needed for full-duplex flow control
RCR	FEC	—
TCR	FEC	—
MSCR	FEC	Optional
MIB counters	FEC	Must be cleared
FRSR	FIFO/DMA	Initialization is optional
EMRBR	FIFO/DMA	—
ERDSR	FIFO/DMA	—
ETDSR	FIFO/DMA	—
Transmit Descriptor ring	FIFO/DMA	Must be emptied
Receive Descriptor ring	FIFO/DMA	Must be emptied

23.5.1.3 Microcontroller Initialization

In the FEC, the descriptor control RISC initializes some registers after ECR[ETHER_EN] is asserted. After the microcontroller initialization sequence is complete, the hardware is ready for operation.

The microcontroller initialization sequence follows:

1. Initialize BackOff Random Number Seed
2. Activate Receiver
3. Activate Transmitter

4. Clear Transmit FIFO
5. Clear Receive FIFO
6. Initialize Transmit Ring Pointer
7. Initialize Receive Ring Pointer
8. Initialize FIFO Count Register

23.5.1.4 User Initialization (after asserting ECR[ETHER_EN])

After asserting ECR[ETHER_EN], the user can set up the buffer/frame descriptors and write to the TDAR and RDAR. See Section 23.5.2, “Buffer Descriptors” for more details.

23.5.2 Buffer Descriptors

This section provides a description of the operation of the driver/DMA via the buffer descriptors (BD). It is followed by a detailed description of the receive and transmit descriptor fields.

23.5.2.1 Driver/DMA Operation with Buffer Descriptors

The data for the FEC frames must reside in memory external to the FEC. The data for a frame is placed in one or more buffers. Associated with each buffer is a buffer descriptor (BD) which contains a starting address (pointer), data length, and status/control information (which contains the current state for the buffer). To permit maximum user flexibility, the BDs are also located in external memory and are read in by the FEC DMA engine.

Software “produces” buffers by allocating/initializing memory and initializing buffer descriptors. Setting the RxBD[E] or TxBD[R] bit “produces” the buffer. Software writing to either the TDAR or RDAR tells the FEC that a buffer has been placed in external memory for the transmit or receive data traffic, respectively. The hardware reads the BDs and “consumes” the buffers after they have been produced. After the data DMA is complete and the buffer descriptor status bits have been written by the DMA engine, the RxBD[E] or TxBD[R] bit is cleared by hardware to signal the buffer has been “consumed.” Software can poll the BDs to detect when the buffers have been consumed or can rely on the buffer/frame interrupts. These buffers can then be processed by the driver and returned to the free list.

The ECR[ETHER_EN] signal operates as a reset to the BD/DMA logic. When ECR[ETHER_EN] is cleared the DMA engine BD pointers are reset to point to the starting transmit and receive BDs. The buffer descriptors are not initialized by hardware during reset. At least one transmit and receive buffer descriptor must be initialized by software before the ECR[ETHER_EN] bit is set.

The buffer descriptors operate as two separate rings. ERDSR defines the starting address for receive BDs and ETDSR defines the starting address for transmit BDs. The last buffer descriptor in each ring is defined by the Wrap (W) bit. When set, W indicates that the next descriptor in the ring is at the location pointed to by ERDSR and ETDSR for the receive and transmit rings, respectively.

NOTE

Buffer descriptor rings must start on a 128-bit boundary.

23.5.2.2 Ethernet Transmit Buffer Descriptor (TxBD)

Figure 23-26 shows the transmit buffer descriptor format. Table 23-35 describes the TxBD fields.

Status bits for the buffer/frame are not included in the transmit buffer descriptors. Transmit frame status is indicated via individual interrupt bits (error conditions) and in statistic counters in the MIB block. See Section 23.3.3, “Message Information Block (MIB) Counters Memory Map,” for more details.

Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000	R	TO1	W	TO2	L	TC	ABC									
	Data Length															
0x0004	Tx Data Buffer Pointer A[31:16]															
	Tx Data Buffer Pointer A[15:0]															

Figure 23-26. Transmit Buffer Descriptor (TxBD)

Table 23-35. Transmit Buffer Descriptor Field Definitions

Offset	Field	Description
0x0000	31 R	Ready. Written by the FEC and the user. 0 The data buffer associated with this BD is not ready for transmission. The user is free to manipulate this BD or its associated data buffer. The FEC clears this bit after the buffer has been transmitted or after an error condition is encountered. 1 The data buffer, which has been prepared for transmission by the user, has not been transmitted or is currently being transmitted. No fields of this BD can be written by the user after this bit is set.
	30 TO1	Transmit software ownership. This field is reserved for software use. This read/write bit is not modified by hardware, nor does its value affect hardware.
	29 W	Wrap. Written by user. 0 The next buffer descriptor is found in the consecutive location 1 The next buffer descriptor is found at the location defined in ETDSR.
	28 TO2	Transmit software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, nor does its value affect hardware.
	27 L	Last in frame. Written by user. 0 The buffer is not the last in the transmit frame. 1 The buffer is the last in the transmit frame.
	26 TC	Tx CRC. Written by user (only valid if L = 1). 0 End transmission immediately after the last data byte. 1 Transmit the CRC sequence after the last data byte.
	25 ABC	Append bad CRC. Written by user (only valid if L = 1). 0 No effect 1 Transmit the CRC sequence inverted after the last data byte (regardless of TC value).
	24–16	Reserved.
	15–0 Data Length	Data Length, written by user. Data length is the number of octets the FEC transmits from this BD's data buffer. It is never modified by the FEC. Bits [10:0] are used by the DMA engine, bits[15:11] are ignored.
0x0004	31–0 A	Tx data buffer pointer[1]

[1] The transmit buffer pointer, which contains the address of the associated data buffer, must always be divisible by 16. The buffer must reside in memory external to the FEC. This value is never modified by the Ethernet controller.

23.5.2.2.1 Driver/DMA Operation with Transmit Buffer Descriptors

Data is presented to the FEC for transmission by arranging it in buffers referenced by the channel's TxBDs. After the software driver has set up the buffers for a frame, it sets up the corresponding BDs. In the TxBD the user initializes the R, W, L, and TC bits and the length (in bytes) in the first longword, and the buffer pointer in the second longword.The last step in setting up the BDs for a transmit frame is to set the R bit in the first BD for the frame. The driver follows that with a write to TDAR which triggers the FEC to poll the next BD in the ring.

The Ethernet controller confirms transmission by clearing the ready bit (R bit) when DMA of the buffer is complete.

Transmit Frame in Multiple Buffers

Typically a transmit frame is divided between multiple buffers. For example, it is possible to have an application payload in one buffer, TCP header in a 2nd buffer, IP header in a 3rd buffer, and Ethernet/IEEE 802.3 header in a 4th buffer. The FEC does not prepend the Ethernet header (Destination Address, Source Address, Length/Type field(s)), so this must be provided by the driver in one of the transmit buffers. The FEC can append the Ethernet CRC to the frame. Whether the CRC is appended by the FEC or by the driver is determined by the TC bit in the transmit BD, which must be set by the driver.

The driver (TxBD software producer) sets up Tx BDs in such a way that a complete transmit frame is given to the hardware at once. If a transmit frame consists of three buffers, first the BD's are initialized with pointer, length and control (W, L, TC, ABC) and then the TxBD[R] bits are set to 1 in *reverse order* (3rd, 2nd, 1st BD) to insure that the complete frame is ready in memory before the DMA begins. If the TxBDs are set up in order, the DMA controller could DMA the first BD before the 2nd was made available, potentially causing a transmit FIFO underrun.

In the FEC, the DMA is notified by the driver that new transmit frame(s) are available by writing to the TDAR register. When this register is written to (data value is not significant) the FEC RISC tells the DMA to read the next transmit BD in the ring. After started, the RISC + DMA continues to read and interpret transmit BDs in order and DMA the associated buffers, until a transmit BD is encountered with the R bit = 0. At this point the FEC polls this BD one more time. If the R bit = 0 the second time, then the RISC stops the transmit descriptor read process until software sets up another transmit frame and writes to TDAR.

When the DMA of each transmit buffer is complete, the DMA writes back to the BD to clear the R bit, indicating that the hardware consumer is finished with the buffer.

23.5.2.3 Ethernet Receive Buffer Descriptor (RxBD)

Figure 23-27 shows the receive buffer descriptor format. Table 23-36 describes the RxBD fields.

Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000	E	RO1	W	RO2	L			M	B	MC	LG	NO		CR	OV	TR
	Data Length															
0x0004	Rx Data Buffer Pointer A[31:16]															
	Rx Data Buffer Pointer A[15:0]															

Figure 23-27. Receive Buffer Descriptor (RxBD)

Table 23-36. Receive Buffer Descriptor Field Definitions

Offset	Field	Description
0x0000	31 E	Empty. Written by the FEC (=0) and user (=1). 0 The data buffer associated with this BD has been filled with received data, or data reception has been aborted due to an error condition. The status and length fields have been updated as required. 1 The data buffer associated with this BD is empty, or reception is currently in progress.
0x0000	30 RO1	Receive software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, nor does its value affect hardware.
0x0000	29 W	Wrap. Written by user. 0 The next buffer descriptor is found in the consecutive location 1 The next buffer descriptor is found at the location defined in ERDSR.
0x0000	28 RO2	Receive software ownership. This field is reserved for use by software. This read/write bit is not modified by hardware, nor does its value affect hardware.
0x0000	27 L	Last in frame. Written by the FEC. 0 The buffer is not the last in a frame. 1 The buffer is the last in a frame.
0x0000	26–25	Reserved.
0x0000	24 M	Miss. Written by the FEC. This bit is set by the FEC for frames that were accepted in promiscuous mode, but were flagged as a “miss” by the internal address recognition. Thus, while in promiscuous mode, the user can use the M-bit to quickly determine whether the frame was destined to this station. This bit is valid only if the L-bit is set and the PROM bit is set. 0 The frame was received because of an address recognition hit. 1 The frame was received because of promiscuous mode.
0x0000	23 BC	is set if the DA is broadcast (FF:FF:FF:FF:FF:FF).
0x0000	22 MC	is set if the DA is multicast and not BC.
0x0000	21 LG	Rx frame length violation. Written by the FEC. A frame length greater than RCR[MAX_FL] was recognized. This bit is valid only if the L-bit is set. The receive data is not altered in any way unless the length exceeds 2047 bytes.
0x0000	20 NO	Receive non-octet aligned frame. Written by the FEC. A frame that contained a number of bits not divisible by 8 was received, and the CRC check that occurred at the preceding byte boundary generated an error. This bit is valid only if the L-bit is set. If this bit is set the CR bit is not set.
0x0000	19	Reserved
0x0000	18 CR	Receive CRC error. Written by the FEC. This frame contains a CRC error and is an integral number of octets in length. This bit is valid only if the L-bit is set.
0x0000	17 OV	Overrun. Written by the FEC. A receive FIFO overrun occurred during frame reception. If this bit is set, the other status bits, M, LG, NO, CR, and CL lose their normal meaning and is zero. This bit is valid only if the L-bit is set.
0x0000	16 TR	is set if the receive frame is truncated (frame length > 2047 bytes). If the TR bit is set the frame is discarded and the other error bits ignored as they can be incorrect.

Table 23-36. Receive Buffer Descriptor Field Definitions (Continued)

Offset	Field	Description
0x0000	15–0 Data Length	Data length. Written by the FEC. Data length is the number of octets written by the FEC into this BD's data buffer if L = 0 (the value is equal to EMRBR), or the length of the frame including CRC if L = 1. It is written by the FEC once as the BD is closed.
0x0004	31–0	RX data buffer pointer[1]

[1] The receive buffer pointer, which contains the address of the associated data buffer, must always be divisible by 16. The buffer must reside in memory external to the FEC. This value is never modified by the Ethernet controller.

23.5.2.3.1 Driver/DMA Operation with Receive Buffer Descriptors

Unlike the transmit case, the length of the receive frame is unknown by the driver ahead of time. Therefore the driver must set a variable to define the length of all receive buffers. In the FEC, this variable is written to the EMRBR register.

The driver (RxBD software producer) sets up some number of "empty" buffers for the Ethernet by initializing the address field and the E and W bits of the associated receive BDs. The hardware (receive DMA) consumes these buffers by filling them with data as frames are received and clearing the E bit and writing to the L (1 indicates last buffer in frame) bit, the frame status bits (if L = 1) and the length field.

If a receive frame spans multiple receive buffers, the L bit is only set for the last buffer in the frame. For non-last buffers, the length field in the receive BD is written by the DMA (at the same time the E bit is cleared) with the default receive buffer length value. For end of frame buffers, the L=1 bit is set in the receive BD, and information written to the status bits (M, BC, MC, LG, NO, CR, OV, TR). Some of the status bits are error indicators which, if set, indicate the receive frame is discarded and not given to higher layers. The frame status/length information is written into the receive FIFO following the end of the frame (as a single 32-bit word) by the receive logic. The length field for the end of frame buffer is written with the length of the entire frame, not just the length of the last buffer.

For simplicity the driver can assign the default receive buffer length to be large enough to contain an entire frame, keeping in mind that a malfunction on the network or out-of-specification implementation could result in giant frames. Frames of 2 Kbytes (2048 bytes) or larger are truncated by the FEC at 2047 bytes, so software never sees a receive frame larger than 2047 bytes.

As in the transmit case, the FEC polls the receive descriptor ring after the driver sets up receive BDs and writes to the RDAR register. As frames are received the FEC fills receive buffers and update the associated BDs, then reads the next BD in the receive descriptor ring. If the FEC reads a receive BD and finds the E bit is cleared, it polls this BD once more. If E is still cleared, then the FEC stops reading receive BDs until the driver writes to RDAR.

NOTE

Whenever the software driver sets an E bit in one or more receive descriptors, the driver follows that with a write to RDAR.

Chapter 24
Controller Area Network (FlexCAN)

The FlexCAN module is a communication controller that implements the CAN protocol according to the CAN 2.0B protocol specification. The CAN protocol was designed primarily (but not solely) to meet requirements suitable for a serial data bus in vehicle applications, including: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness, and sufficient bandwidth.

References: This document assumes an understanding of the following references:

- Controller Area Network—CAN Specification Version 2.0 Part A, Part B, Robert Bosch GmbH, 1991.
- ISO International Standard—ISO 11898 First Edition 1993 Road Vehicles—Interchange of Digital Information – Controller Area Network (CAN) for high-speed Communication.

24.1 Introduction

The FlexCAN module is a full implementation of the CAN protocol specification (version 2.0B), which supports both standard and extended message frames.

Figure 24-1 is a block diagram showing the main submodules of the FlexCAN.



Figure 24-1. FlexCAN Block Diagram

The FlexCAN includes the following submodules:

- An embedded RAM for storing message buffers (64 message buffers are supported)
- An embedded RAM for storing individual Rx mask registers
- A CAN protocol interface (CPI) submodule that manages the serial communication on the CAN bus: requesting RAM access for receiving and transmitting message frames, validating received messages and performing error handling.
- A message buffer management (MBM) submodule which handles message buffer selection for reception and transmission, taking care of arbitration and ID-matching algorithms.
- A bus interface unit (BIU) submodule which controls the access to and from the internal interface bus, in order to establish connection to the ARM and to other blocks. Clocks, address and data buses, interrupt outputs, and test signals are accessed through the bus interface unit.

24.1.1 FlexCAN Module Features

The FlexCAN module includes the following features:

- Full implementation of the CAN protocol specification, version 2.0B
  - Standard data and remote frames
  - Extended data and remote frames
  - Zero to eight bytes data length
  - Programmable bit rate up to 1 Mbyte/sec
  - Content-related addressing
- Flexible message buffers of zero to eight bytes data length
- Each message buffer configurable as Rx or Tx, all supporting standard and extended messages
- Individual Rx mask registers per message buffer
- Includes 1056 bytes of RAM used for message buffer storage (64 message buffers)
- Includes 256 bytes of RAM used for individual Rx mask registers (64 mask registers, one for each message buffer)
- Full-featured Rx FIFO with storage capacity for 6 frames and internal pointer handling
- Powerful Rx FIFO ID filtering, capable of matching incoming IDs against either 8 extended, 16 standard, or 32 partial (8-bit) IDs, with individual masking capability
- Selectable backwards compatibility with previous FlexCAN version
- Selectable clock source to the CAN protocol interface (bus clock or crystal oscillator)
- Unused message buffer and Rx mask register space can be used as general-purpose RAM space
- Listen-only mode capability
- Programmable loopback mode supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number, or highest priority
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- Short latency due to an arbitration scheme for high-priority messages
- Low-power modes, with programmable wake-up on bus activity

24.1.2 Modes of Operation

The FlexCAN module has four functional modes: normal mode (user and supervisor), freeze mode, listen-only mode and loopback mode. There are also three low-power modes: disable mode, doze mode and stop mode. These modes are described as follows:

- Normal mode (user or supervisor)—The module receives and/or transmits message frames, errors are handled normally, and all the CAN protocol functions are enabled. User and supervisor modes differ in the access to some restricted control registers.

- Freeze mode—Enabled when the FRZ bit in the module configuration register (MCR) is set to 1. If enabled, freeze mode is entered when the HALT bit in the MCR is set, or when debug mode is requested at the core level. In this mode, no transmission or reception of frames is done and synchronicity to the CAN bus is lost. See Section 24.4.9.1, “Freeze Mode,” for more information.
- Listen-only mode—The module enters this mode when the LOM bit in the control register is set to 1. In this mode, transmission is disabled, all error counters are frozen, and the module operates in a CAN error passive model (see CAN protocol specification). Only messages acknowledged by another CAN station are received. If FlexCAN detects a message that has not been acknowledged, it flags a BIT0 error (without changing the REC), as if it were trying to acknowledge the message.
- Loopback mode—The module enters this mode when the LPB bit in the control register is set to 1. In this mode, FlexCAN performs an internal loopback that can be used for self test operation. The bit stream output of the transmitter is internally fed back to the receiver input. The Rx CAN input signal is ignored and the Tx CAN output goes to the recessive state (logic ‘1’). FlexCAN behaves as it normally does when transmitting and treats its own transmitted message as a message received from a remote node. In this mode, FlexCAN ignores the bit sent during the ACK slot in the CAN frame acknowledge field to ensure proper reception of its own message. Both transmit and receive interrupts are generated.
- Module disable mode—This low-power mode is entered when the MDIS bit in the MCR is set to 1. When disabled, the module shuts down the clocks to the CAN protocol interface and message buffer management submodules. This mode is exited by clearing the MDIS bit in the MCR. See Section 24.4.9.2, “Module Disable Mode,” for more information.
- Doze mode—This low-power mode is entered when the DOZE bit in the MCR is set to 1 and doze mode is requested at the core level. When in doze mode, the module shuts down the clocks to the CAN protocol interface and the message buffer management submodules. This mode is exited when the DOZE bit in the MCR is cleared, when the core is removed from doze mode, or when activity is detected on the CAN bus and the self wake-up mechanism is enabled. See Section 24.4.9.3, “Doze Mode” for more information.
- Stop mode—This low-power mode is entered when stop mode is requested at the core level. When in stop mode, the module puts itself in an inactive state and then informs the ARM that the clocks can be shut down globally. This mode is exited when the stop-mode request is removed or when activity is detected on the CAN bus and the self wake-up mechanism is enabled. See Section 24.4.9.4, “Stop Mode,” for more information.

24.2 External Signal Description

24.2.1 Overview

The FlexCAN module has two I/O signals, which are summarized in Table 24-1 and described in more detail in the following subsections.

Table 24-1. FlexCAN External Signals

Signal Name	Direction	Description
CAN Rx	Input	CAN receive signal
CAN Tx	Output	CAN transmit signal

24.2.2 CAN Rx Signal

This is the receive signal from the CAN bus transceiver. The dominant state is represented by logic level 0. The recessive state is represented by logic level 1.

24.2.3 CAN Tx Signal

This is the transmit signal to the CAN bus transceiver. The dominant state is represented by logic level 0. The recessive state is represented by logic level 1.

24.3 Memory Map and Register Definition

This section includes the module memory map, and detailed descriptions of all registers and buffers. For the base address of a particular module instantiation, see the system memory map.

The address space occupied by FlexCAN has 96 bytes for registers starting at the module base address: followed by message buffer storage space in embedded RAM starting at offset 0x0060; and an extra ID mask storage space in a separate embedded RAM starting at offset 0x0880.

24.3.1 Memory Map

Table 24-2 shows the module memory map.

Access type can be supervisor (S) or unrestricted (U). Most registers can be configured to have either supervisor or unrestricted access by programming the SUPV bit in the MCR: these registers are identified as S/U in the Access column of Table 24-2.

The Rx global mask (RXGMASK), Rx buffers 14 mask and 15 mask (RX14MASK and RX15MASK) registers are provided for backwards compatibility, and are not used when the BCC bit in the MCR is set to 1.

The address offsets 0x0060–0x047F (1056 bytes) and 0x0880–0x097F (256 bytes) are occupied by two separate embedded memories. These two ranges are completely occupied by RAM.

Table 24-2. FlexCAN Module Memory Map

Address Offset (Register/Buffer Abbreviation)	Register/Buffer	Access	Affected by Hard Reset	Affected by Soft Reset	Section/Page
0x0000 (MCR)	Module configuration	S R/W	Yes	Yes	24.3.2.1/24-7
0x0004 (CTRL)	Control register	S/U R/W	Yes	No	24.3.2.2/24-10

Table 24-2. FlexCAN Module Memory Map (Continued)

0x0008 (TIMER)	Free-running timer	S/U R/W	Yes	Yes	24.3.2.3/24-13
0x0010 (RXGMASK)	Rx global mask	S/U R/W	Yes	No	24.3.2.4/24-14
0x0014 (RX14MASK)	Rx buffer 14 mask	S/U R/W	Yes	No	24.3.2.5/24-15
0x0018 (RX15MASK)	Rx buffer 15 mask	S/U R/W	Yes	No	24.3.2.6/24-15
0x001C (ECR)	Error counter register	S/U R/W	Yes	Yes	24.3.2.7/24-16
0x0020 (ESR)	Error and status register	S/U R/W	Yes	Yes	24.3.2.8/24-17
0x0024 (IMASK2)	Interrupt masks 2	S/U R/W	Yes	Yes	24.3.2.9/24-19
0x0028 (IMASK1)	Interrupt masks 1	S/U R/W	Yes	Yes	24.3.2.10/24-20
0x002C (IFLAG2)	Interrupt flags 2	S/U R/W	Yes	Yes	24.3.2.11/24-21
0x0030 (IFLAG1)	Interrupt flags 1	S/U R/W	Yes	Yes	24.3.2.12/24-22
0x0080–0x017F (MB0–15)	Message buffers 0–15	S/U R/W	No	No	24.3.3.1/24-25
0x0180–0x027F (MB16–31)	Message buffers 16–31	S/U R/W	No	No	24.3.3.1/24-25
0x0280–0x047F (MB32–63)	Message buffers 32–63	S/U R/W	No	No	24.3.3.1/24-25
0x0880–0x08BF (RXIMR0–15)	Rx individual mask registers	S/U R/W	No	No	24.3.2.13/24-23
0x08C0–0x08FF (RXIMR16–31)	Rx individual mask registers RXIMR16-RXIMR31	S/U R/W	No	No	24.3.2.13/24-23
0x0900–0x097F (RXIMR32–63)	Rx individual mask registers RXIMR32-RXIMR63	S/U R/W	No	No	24.3.2.13/24-23

24.3.2 Register Descriptions

This section provides detailed descriptions of the module's registers.

Register conventions: Figure 24-2 and Table 24-3 explain conventions used in register diagrams and tables.



Figure 24-2. Key to Register Fields

Table 24-3. Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	

Table 24-3. Register Conventions (Continued)

Convention	Description
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that can be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

24.3.2.1 Module Configuration Register (MCR)

The MCR defines global system configurations such as the module operation mode (for example, low-power mode) and maximum message buffer configuration. The MAXMB field must only be changed while the module is in freeze mode: all other fields in this register can be accessed at any time.

Offset 0x0000 (MCR) Access: Supervisor read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	MDIS	FRZ	FEN	HALT	NOT_RDY	WAK_MSK	SOFT_RST	FRZ_ACK	SUPV	SLF_WAK	WRN_EN	LPM_ACK	WAK_SRC	DOZE	SRX_DIS	BCC
W																
Reset	0	1	0	1	1	0	0	1	1	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	LPRO_EN	AEN	0	0	IDAM		0	0	MAXMB					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 24-3. Module Configuration Register (MCR)

Table 24-4. Module Configuration Register Description

Field	Description
31 MDIS	This bit controls whether FlexCAN is enabled or not. When disabled, FlexCAN shuts down the clocks to the CAN protocol interface and message buffer management submodules. This is the only bit in the MCR not affected by soft reset. See Section 24.4.9.2, “Module Disable Mode,” for more information. 0 Enable the FlexCAN module 1 Disable the FlexCAN module
30 FRZ	The FRZ bit specifies the FlexCAN behavior when the HALT bit in the MCR is set or when debug mode is requested at core level. When FRZ is set to 1, FlexCAN is enabled to enter freeze mode. Clearing this bit field causes FlexCAN to exit from freeze mode. 0 Not enabled to enter freeze mode 1 Enabled to enter freeze mode
29 FEN	This bit controls whether the FIFO feature is enabled or not. When FEN is set to 1, message buffers 0 to 7 cannot be used for normal reception and transmission because the corresponding memory region (0x0080-0x00FF) is used by the FIFO engine. See Section 24.3.3.2, “Rx FIFO Description” and Section 24.4.7, “Rx FIFO” for more information. 0 FIFO not enabled 1 FIFO enabled
28 HALT	Setting this bit to 1 puts the FlexCAN module into freeze mode. The ARM clears it after initializing the message buffers and control register. No reception or transmission is performed by FlexCAN before this bit is cleared. While in freeze mode, the ARM has write access to the error counter register, that is otherwise read-only. freeze mode cannot be entered while FlexCAN is in any of the low-power modes. See Section 24.4.9.1, “Freeze Mode” for more information. 0 No freeze-mode request. 1 Enters freeze mode if the FRZ bit is set to 1.
27 NOT_RDY	This read-only bit indicates that FlexCAN is either in disable mode, doze mode, stop mode or freeze mode. It is cleared after FlexCAN has exited these modes. 0 FlexCAN module is either in normal mode, listen-only mode or loopback mode 1 FlexCAN module is either in disable mode, doze mode, stop mode or freeze mode
26 WAK_MSK	This bit enables the wake up interrupt generation. 0 Wake-up interrupt is disabled 1 Wake-up interrupt is enabled
25 SOFT_RST	When this bit is set to 1, FlexCAN resets its internal state machines and some of the memory mapped registers. The following registers are reset: MCR (except the MDIS bit), TIMER, ECR, ESR, IMASK1, IMASK2, IFLAG1, IFLAG2. Configuration registers that control the interface to the CAN bus are not affected by soft reset. The following registers are unaffected: • CTRL • RXIMR0–RXIMR63 • RXGMASK, RX14MASK, RX15MASK • All message buffers The SOFT_RST bit can be set to1 directly by the ARM writing to the MCR, but it is also set to 1 when a global soft reset is requested at the core level. Since soft reset is synchronous and has to follow a request/acknowledge procedure across clock domains, it can take some time to fully propagate its effect. The SOFT_RST bit remains set while reset is pending, and is automatically cleared when reset completes. Therefore, software can poll this bit to know when the soft reset has completed. Soft reset cannot be applied while clocks are shut down in any of the low-power modes. The module must be first removed from low-power mode, and then soft reset can be applied. 0 No reset request 1 Resets the registers marked as “affected by soft reset” in Table 24-2

Table 24-4. Module Configuration Register Description (Continued)

Field	Description
24 FRZ_ACK	This read-only bit indicates that FlexCAN is in freeze mode and its prescaler is stopped. The freeze mode request cannot be granted until current transmission or reception processes have finished. Therefore the software can poll the FRZ_ACK bit to know when FlexCAN has actually entered freeze mode. If freeze mode request is negated, then this bit is cleared after the FlexCAN prescaler is running again. If freeze mode is requested while FlexCAN is in any of the low-power modes, then the FRZ_ACK bit is only set when the low-power mode is exited. See Section 24.4.9.1, “Freeze Mode” for more information. 0 FlexCAN not in freeze mode, prescaler running 1 FlexCAN in freeze mode, prescaler stopped
23 SUPV	This bit configures some of the FlexCAN registers to be either in supervisor or unrestricted memory space. The registers affected by this bit are marked as S/U in the access type column of Table 24-2. Reset value of this bit is ‘1’, so the affected registers start with supervisor access restrictions. 0 Affected registers are in unrestricted memory space 1 Affected registers are in supervisor memory space. Any access without supervisor permission behaves as though the access was done to an unimplemented register location
22 SLF_WAK	This bit enables the self wake-up feature when FlexCAN is in doze mode or stop mode. If this bit is set to 1 before FlexCAN enters doze mode or stop mode, then FlexCAN looks for a recessive-to-dominant transition on the bus during these modes. If a recessive-to-dominant transition is detected during doze mode, FlexCAN resumes its clocks and, if enabled to do so, generates a wake-up interrupt to the ARM. If a recessive-to-dominant transition is detected during stop mode, then FlexCAN generates, if enabled to do so, a wake-up interrupt to the ARM so that it can resume the clocks globally. This bit cannot be written while the module is in doze mode or stop mode. 0 FlexCAN self wake-up feature is disabled 1 FlexCAN self wake-up feature is enabled
21 WRN_EN	When set to 1, this bit enables the generation of the TWRN_INT and RWRN_INT flags in the error and status register. If WRN_EN is cleared, the TWRN_INT and RWRN_INT flags are always zero, independent of the values of the error counters, and no warning interrupt is ever generated. 0 TWRN_INT and RWRN_INT bits are zero, independent of the values in the error counters. 1 TWRN_INT and RWRN_INT bits are set when the respective error counter transition from <96 to ≥ 96.
20 LPM_ACK	This read-only bit indicates that FlexCAN is either in disable mode, doze mode or stop mode. Either of these low-power modes cannot be entered until all current transmission or reception processes have finished, so the ARM can poll the LPM_ACK bit to know when FlexCAN has actually entered low-power mode. See Section 24.4.9.2, “Module Disable Mode,” Section 24.4.9.3, “Doze Mode,” and Section 24.4.9.4, “Stop Mode,” for more information. 0 FlexCAN not in any of the low-power modes 1 FlexCAN is either in disable mode, doze mode or stop mode
19 WAK_SRC	This bit defines whether the integrated low-pass filter is applied to protect the Rx CAN input from spurious wake-up. See Section 24.4.9.3, “Doze Mode,” and Section 24.4.9.4, “Stop Mode,” for more information. 0 FlexCAN uses the unfiltered Rx input to detect recessive to dominant edges on the CAN bus. 1 FlexCAN uses the filtered Rx input to detect recessive to dominant edges on the CAN bus
18 DOZE	This bit defines whether FlexCAN is allowed to enter low-power mode when doze mode is requested at the core level. This bit is automatically reset when FlexCAN wakes up from doze mode upon detecting activity on the CAN bus (self wake-up enabled). 0 FlexCAN is not enabled to enter low-power mode when doze mode is requested 1 FlexCAN is enabled to enter low-power mode when doze mode is requested
17 SRX_DIS	This bit defines whether FlexCAN is allowed to receive frames transmitted by itself. If this bit is set to 1, frames transmitted by the module are not stored in any message buffer, regardless if the message buffer is programmed with an ID that matches the transmitted frame, and no interrupt flag or interrupt signal is generated due to the frame reception. 0 Self reception enabled 1 Self reception disabled

Table 24-4. Module Configuration Register Description (Continued)

Field	Description
16 BCC	This bit is provided to support backwards compatibility with previous FlexCAN versions. When this bit is cleared, the following configuration is applied: • Individual Rx ID masking is disabled (for cores supporting this feature). Instead of individual ID masking per message buffer, FlexCAN uses the legacy masking scheme with RXGMASK, RX14MASK and RX15MASK. • The reception queue feature is disabled. Upon receiving a message, if the first message buffer with a matching ID that is found is still occupied by a previous unread message, FlexCAN does not look for another matching message buffer. It overrides this message buffer with the new message and set the CODE field to '0110' (OVERRUN). Upon reset this bit is cleared, allowing legacy software to work without modification. 0 Individual Rx masking and queue feature are disabled. 1 Individual Rx masking and queue feature are enabled.
15–14	Reserved
13 LPRIO_EN	This bit is provided for backwards compatibility reasons. It controls whether the local priority feature is enabled or not. It is used to extend the ID used during the arbitration process. With this extended ID concept, the arbitration process is done based on the full 32-bit word, but the actual transmitted ID still has 11 bits for standard frames and 29 bits for extended frames. 0 Local priority disabled 1 Local priority enabled
12 AEN	This bit is supplied for backwards compatibility reasons. When set to 1, it enables the Tx abort feature. This feature guarantees a safe procedure for aborting a pending transmission, so that no frame is sent in the CAN bus without notification. 0 Abort disabled 1 Abort enabled
11–10	Reserved
9–8 IDAM	This 2-bit field identifies the format of the elements of the Rx FIFO filter table, as shown below. All elements of the table are configured at the same time by this field (they are all the same format). See Section 24.3.3.2, "Rx FIFO Description." 00 Format A One full ID (standard or extended) per filter element. 01 Format B Two full standard IDs or two partial 14-bit extended IDs per filter element 10 Format C Four partial 8-bit IDs (standard or extended) per filter element. 11 Format D All frames rejected.
7–6	Reserved
5–0 MAXMB	This 6-bit field defines the maximum number of message buffers that take part in the matching and arbitration processes. The reset value (0x0F) is equivalent to 16 message buffer configuration. Change this field only while the module is in freeze mode. The maximum number of message buffers in use is equal to MAXMB + 1. MAXMB must be programmed with a value smaller or equal to the number of available message buffers, otherwise, FlexCAN does not transmit or receive frames.

24.3.2.2 Control Register (CTRL)

This register is defined for specific FlexCAN control features related to the CAN bus, such as bit rate, programmable sampling point within an Rx bit, loopback mode, listen-only mode, bus-off recovery behavior and interrupt enabling (bus-off, error, warning). It also determines the division factor for the clock prescaler. Most of the fields in this register can only be changed while the module is in disable mode or in freeze mode. Exceptions are the BOFF_MSK, ERR_MSK, TWRN_MSK, RWRN_MSK and BOFF_REC bits, that can be accessed at any time.

Offset 0x0004 (CTRL) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	PRESDIV								RJW		PSEG1			PSEG2		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	BOFF_ MSK	ERR_ MSK	CLK_SRC	LPB	TWRN_ MSK	RWRN_ MSK	0	0	SMP	BOFF_ REC	TSYN	LBUF	LOM	PROPSEG		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-4. Control Register (CTRL)

Table 24-5. Control Register Description

Field	Description
31–24 PRESDIV	This 8-bit field defines the ratio between the CPI clock frequency and the serial clock (SCLK) frequency. The SCLK period defines the time quantum of the CAN protocol. For the reset value, the SCLK frequency is equal to the CPI clock frequency. The maximum value of this register is 0xFF, that gives a minimum SCLK frequency equal to the CPI clock frequency divided by 256. For more information see Section 24.4.8.4, “Protocol Timing”. SCLK frequency = CPI clock frequency / (PRESDIV + 1)
23–22 RJW	This 2-bit field defines the maximum number of time quanta[1] that a bit time can be changed by one re-synchronization. The valid programmable values are 0–3. Resync Jump Width = RJW + 1.
21–19 PSEG1	This 3-bit field defines the length of phase buffer segment 1 in the bit time. The valid programmable values are 0–7. Phase Buffer Segment 1 = (PSEG1 + 1) x Time-Quanta.
18–16 PSEG2	This 3-bit field defines the length of phase buffer segment 2 in the bit time. The valid programmable values are 1–7. Phase Buffer Segment 2 = (PSEG2 + 1) x Time-Quanta.
15 BOFF_MSK	This bit provides a mask for the bus-off interrupt. 0 Bus-off interrupt disabled 1 Bus-off interrupt enabled
14 ERR_MSK	This bit provides a mask for the error interrupt. 0 Error interrupt disabled 1 Error interrupt enabled
13 CLK_SRC	This bit selects the clock source to the CAN protocol interface (CPI) to be either the peripheral clock (driven by the PLL) or the crystal oscillator clock. The selected clock is the one fed to the prescaler to generate the SCLK (SCLK). In order to guarantee reliable operation, this bit must only be changed while the module is in disable mode. See Section 24.4.8.4, “Protocol Timing,” for more information. 0 The CAN engine clock source is the oscillator clock (24.576 MHz) 1 The CAN engine clock source is the bus clock (66.5 MHz)

Table 24-5. Control Register Description (Continued)

Field	Description
12 LPB	This bit configures FlexCAN to operate in loopback mode. In this mode, FlexCAN performs an internal loopback that can be used for self test operation. The bit stream output of the transmitter is fed back internally to the receiver input. The Rx CAN input signal is ignored and the Tx CAN output goes to the recessive state (logic '1'). FlexCAN behaves as it normally does when transmitting, and treats its own transmitted message as a message received from a remote node. In this mode, FlexCAN ignores the bit sent during the ACK slot in the CAN frame acknowledge field, generating an internal acknowledge bit to ensure proper reception of its own message. Both transmit and receive interrupts are generated. 0 Loopback disabled 1 Loopback enabled
11 TWRN_MSK	This bit provides a mask for the Tx warning interrupt associated with the TWRN_INT flag in the error and status register. This bit has no effect if the WRN_EN bit in the MCR is cleared and it is read as zero when WRN_EN is cleared. 0 Tx warning interrupt disabled 1 Tx warning interrupt enabled
10 RWRN_MSK	This bit provides a mask for the Rx warning interrupt associated with the RWRN_INT flag in the error and status register. This bit has no effect if the WRN_EN bit in the MCR is cleared and it is read as zero when WRN_EN is cleared. 0 Rx warning interrupt disabled 1 Rx warning interrupt enabled
9–8	Reserved
7 SMP	This bit defines the sampling mode of CAN bits at the Rx input. 0 Just one sample is used to determine the bit value 1 Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples, a majority rule is used
6 BOFF_REC	This bit defines how FlexCAN recovers from the bus-off state. If this bit is cleared, automatic recovering from the bus-off state occurs according to the CAN Specification 2.0B. If the bit is set to 1, automatic recovering from bus-off is disabled and the module remains in the bus-off state until the bit is cleared by the user. If the bit is cleared before 128 sequences of 11 recessive bits are detected on the CAN bus, then bus-off recovery happens as if the BOFF_REC bit had never been set to 1. If the bit is cleared after 128 sequences of 11 recessive bits have occurred, then FlexCAN re-synchronizes to the bus by waiting for 11 recessive bits before joining the bus. After it is cleared, the BOFF_REC bit can be set to 1 during bus-off, but it is only effective the next time the module enters bus-off. If BOFF_REC was cleared when the module entered bus-off, setting it to 1 during bus-off is not effective for the current bus-off recovery. 0 Automatic recovering from the bus-off state enabled, according to CAN Specification 2.0 part B 1 Automatic recovering from the bus-off state disabled
5 TSYN	This bit enables a mechanism that resets the free-running timer each time a message is received in message buffer 0. This feature provides means to synchronize multiple FlexCAN stations with a special "SYNC" message (for example, global network time). If the FEN bit in the MCR is set (FIFO enabled), message buffer 8 is used for timer synchronization instead of message buffer 0. 0 Timer Sync feature disabled 1 Timer Sync feature enabled
4 LBUF	This bit defines the ordering mechanism for message buffer transmission. When set to 1, the LPRIO_EN bit does not affect the priority arbitration. 0 Buffer with highest priority is transmitted first 1 Lowest number buffer is transmitted first

Table 24-5. Control Register Description (Continued)

Field	Description
3 LOM	This bit configures FlexCAN to operate in listen-only mode. In this mode, transmission is disabled, all error counters are frozen and the module operates in a CAN error passive mode [Ref. 1]. Only messages acknowledged by another CAN station are received. If FlexCAN detects a message that has not been acknowledged, it flags a BIT0 error (without changing the REC), as if it was trying to acknowledge the message. 0 Listen-only mode is deactivated 1 FlexCAN module operates in listen-only mode
2–0 PROP_SEG	This 3-bit field defines the length of the propagation segment in the bit time. The valid programmable values are 0–7. Propagation segment time = (PROPSEG + 1) * Time-Quantum, where Time-Quantum = one SCLK period.

[1] One time quantum is equal to the SCLK period.

24.3.2.3 Free-Running Timer (TIMER)

This register represents a 16-bit free-running counter that can be read and written by the ARM. The timer starts at 0x0000 upon reset, counts linearly to 0xFFFF, then wraps back to 0x0000.

The timer is clocked by the FlexCAN bit-clock (which defines the baud rate on the CAN bus). During a message transmission/reception, it increments each time a bit is received or transmitted. When there is no message on the bus, it counts using the previously-programmed baud rate. During freeze mode, the timer is not incremented.

The timer value is captured at the beginning of the identifier field of any frame on the CAN bus. This captured value is written into the time stamp entry in a message buffer after a successful reception or transmission of a message.

Writing to the timer is an indirect operation. The data is first written to an auxiliary register and then an internal request/acknowledge procedure across clock domains is executed. All this is transparent to the user, except for the fact that the data takes some time to actually be written to the register. If desired, software can poll the register to discover when the data was actually written.

Offset 0x0008 (TIMER) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TIMER															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-5. Free-Running Timer (TIMER)

Figure 24-6.

24.3.2.4 Rx Global Mask (RXGMASK)

This register is provided for legacy support and for low cost MCUs that do not have the individual masking per message buffer feature. For MCUs supporting individual masks per message buffer, setting the BCC bit in the MCR causes the RXGMASK register to have no effect on the module operation. For MCUs not supporting individual masks per message buffer, this register is always effective.

RXGMASK is used as acceptance mask for all Rx message buffers, excluding message buffers 14–15, which have individual mask registers. When the FEN bit in the MCR is set (FIFO enabled), the RXGMASK also applies to all elements of the ID filter table, except elements 6-7, which have individual masks. Setting the BCC bit in MCR causes the RXGMASK register to have no effect on the module's operation.

The contents of this register must be programmed while the module is in freeze mode, and must not be modified when the module is transmitting or receiving frames.

Offset 0x0010 (RXGMASK)
0x0014 (RX14MASK)
0x0018 (RX15MASK)

Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	MI31	MI30	MI29	MI28	MI27	MI26	MI25	MI24	MI23	MI22	MI21	MI20	MI19	MI18	MI17	MI16
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	MI15	MI14	MI13	MI12	MI11	MI10	MI9	MI8	MI7	MI6	MI5	MI4	MI3	MI2	MI1	MI0
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 24-7. Rx Global Mask Register (RXGMASK)

Table 24-7. Rx Global Mask Register Description

Field	Description
31–0 MI31–MI0	For normal Rx message buffers, the mask bits affect the ID filter programmed on the message buffer. For the Rx FIFO, the mask bits affect all bits programmed in the filter table (ID, IDE, RTR). 0 the corresponding bit in the filter is “don’t care” 1 The corresponding bit in the filter is checked against the one received

24.3.2.5 Rx 14 Mask (RX14MASK)

RX14MASK is used as acceptance mask for the identifier in message buffer 14. When the FEN bit in the MCR is set (FIFO enabled), the RXG14MASK also applies to element 6 of the ID filter table. Setting the BCC bit in the MCR causes the RX14MASK register to have no effect on the module operation.

This register has the same structure as RXGMASK. It must be programmed while the module is in freeze mode, and must not be modified when the module is transmitting or receiving frames.

- Address offset: 0x0014
- Reset value: 0xFFFF_FFFF

24.3.2.6 Rx 15 Mask (RX15MASK)

When the BCC bit is cleared, RX15MASK is used as acceptance mask for the identifier in message buffer 15. When the FEN bit in the MCR is set (FIFO enabled), the RXG14MASK also applies to element 7 of the ID filter table. Setting the BCC bit in the MCR causes the RX15MASK register to have no effect on the module operation

.This register has the same structure as the RXGMASKr. It must be programmed while the module is in freeze mode, and must not be modified when the module is transmitting or receiving frames.

- Address offset: 0x0018

- Reset value: 0xFFFF_FFFF

24.3.2.7 Error Counter Register (ECR)

This register has two 8-bit fields which reflect the value of the transmit error counter (tx_err_counter field) and receive error counter (rx_err_counter field). The rules for increasing and decreasing these counters are described in the CAN protocol and are completely implemented in the FlexCAN module. Both counters are read only except in freeze mode, where they can be written by the ARM.

Writing to the error counter register while in freeze mode is an indirect operation. The data is first written to an auxiliary register, and then an internal request/acknowledge procedure across clock domains is executed. All this is transparent to the user, except for the fact that the data takes some time to actually be written to the register. If desired, software can poll the register to discover when the data was actually written.

FlexCAN responds to any bus state as described in the protocol, for example, by transmitting an “error active” or “error passive” flag, delaying its transmission start time (“error passive”), and avoiding any influence on the bus when in the bus-off state. The following are the basic rules for FlexCAN bus state transitions:

- If the value of tx_err_counter or rx_err_counter increases to exceed 127, the FLT_CONF field in the error and status register is updated to reflect “error passive” state.
- If the FlexCAN state is “error passive,” and either tx_err_counter or rx_err_counter decrements to a value less than or equal to 127 while the other already satisfies this condition, the FLT_CONF field in the error and status register is updated to reflect “error active” state.
- If the value of tx_err_counter increases to be greater than 255, the FLT_CONF field in the error and status register is updated to reflect the bus-off state, and an interrupt is issued. The value of tx_err_counter is then reset to zero.
- If FlexCAN is in the bus-off state, then tx_err_counter is cascaded together with another internal counter to count the 128th occurrences of 11 consecutive recessive bits on the bus. Hence, tx_err_counter is reset to zero and counts in a manner where the internal counter counts 11 such bits and then wraps around while incrementing the tx_err_counter. when tx_err_counter reaches the value of 128, the FLT_CONF field in the error and status register is updated to be “error active” and both error counters are reset to zero. at any instance of dominant bit following a stream of less than 11 consecutive recessive bits, the internal counter resets itself to zero without affecting the tx_err_counter value.
- If during system start-up, only one node is operating, then its tx_err_counter increases in each message it is trying to transmit, as a result of acknowledge errors (indicated by the ACK_ERR bit in the error and status register). After the transition to “error passive” state, the tx_err_counter does not increment anymore by acknowledge errors. Therefore the device never goes to the bus-off state.
- If the rx_err_counter increases to a value greater than 127, it is not incremented further, even if more errors are detected while being a receiver. At the next successful message reception, the counter is set to a value between 119 and 127 to resume to “error active” state.

Offset 0x001C (ECR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	rx_err_counter								tx_err_counter							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-8. Error Counter Register (ECR)

24.3.2.8 Error and Status Register (ESR)

This register reflects various error conditions, some general status of the device and it is the source of four interrupts to the ARM. The reported error conditions are those that occurred since the last time the ARM read this register. The ARM read action clears bits. Bits are status bits.

Most bits in this register are read-only, except TWRN_INT, RWRN_INT, BOFF_INT, WAK_INT and ERR_INT, which are interrupt flags that can be cleared by writing 1 to them (writing ‘0’ has no effect). See Section 24.4.10, “Interrupts,” for more details.

Offset 0x0020 (ESR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TWRN_INT	RWRN_INT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BIT1_ERR	BIT0_ERR	ACK_ERR	CRC_ERR	FRM_ERR	STF_ERR	TX_WRN	RX_WRN	IDLE	TXRX	FLT_CONF		0	BOFF_INT	ERR_INT	WAK_INT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-9. Error and Status Register (ESR)

Table 24-8. Error and Status Register Description

Field	Description
31–18	Reserved
17 TWRN_INT	If the WRN_EN bit in the MCR is set to 1, the TWRN_INT bit is set when the TX_WRN flag transition from '0' to '1', meaning that the Tx error counter reached 96. If the corresponding mask bit in the control register (TWRN_MSK) is set, an interrupt is generated to the ARM. This bit is cleared by writing it to '1'. Writing '0' has no effect. 0 No Tx error counter transition detected 1 The Tx error counter has transitioned from < 96 to ≥ 96
16 RWRN_INT	If the WRN_EN bit in the MCR is set to 1, the RWRN_INT bit is set when the RX_WRN flag transition from '0' to '1', meaning that the Rx error counters reached 96. If the corresponding mask bit in the control register (RWRN_MSK) is set, an interrupt is generated to the ARM. This bit is cleared by writing it to '1'. Writing '0' has no effect. 0 No Rx error counter transition detected 1 The Rx error counter has transitioned from < 96 to ≥ 96
15 BIT1_ERR	This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message. 0 No bit inconsistency detected 1 At least one bit sent as recessive is received as dominant This bit is not set by a transmitter in the case of an arbitration field or ACK slot, or in the case of a node sending a passive error flag that detects dominant bits.
14 BIT0_ERR	This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message. 0 No bit inconsistency detected 1 At least one bit sent as dominant is received as recessive
13 ACK_ERR	This bit indicates that an acknowledge (ACK) error has been detected by the transmitter node; that is, a dominant bit has not been detected during the ACK SLOT. 0 No ACK error detected 1 An ACK error occurred since last read of this register
12 CRC_ERR	This bit indicates that a CRC error has been detected by the receiver node, in other words the calculated CRC is different from the received. 0 No CRC error detected 1 A CRC error occurred since last read of this register.
11 FRM_ERR	This bit indicates that a form error has been detected by the receiver node, in other words a fixed-form bit field contains at least one illegal bit. 0 No form error detected 1 A form error occurred since last read of this register
10 STF_ERR	This bit indicates that a stuffing error has been detected. 0 No stuffing error detected 1 A stuffing error occurred since last read of this register
9 TX_WRN	This bit indicates when repetitive errors are occurring during message transmission. 0 Repetitive errors not detected 1 tx_err_counter ≥ 96
8 RX_WRN	This bit indicates when repetitive errors are occurring during message reception. 0 Repetitive errors not detected 1 rx_err_counter ≥ 96
7 IDLE	This bit indicates when CAN bus is in IDLE state. 0 CAN bus is not in IDLE state 1 CAN bus is now in IDLE state

Table 24-8. Error and Status Register Description (Continued)

Field	Description
6 TXRX	This bit indicates if FlexCAN is transmitting or receiving a message when the CAN bus is not in IDLE state. This bit has no meaning when IDLE is set to 1. 0 FlexCAN is receiving a message (IDLE=0) 1 FlexCAN is transmitting a message (IDLE=0)
5–4 FLT_CONF	This 2-bit field indicates the confinement state of the FlexCAN module, as follows:. 00 Error active 01 Error passive 1x Bus off If the LOM bit in the control register is set to 1, the FLT_CONF field indicates “Error Passive”. Since the control register is not affected by soft reset, the FLT_CONF field is not affected by soft reset if the LOM bit is set to 1.
3	Reserved
2 BOFF_INT	This bit is set when FlexCAN enters the bus-off state. If the corresponding mask bit in the control register (BOFF_MSK) is set, an interrupt is generated to the ARM. This bit is cleared by writing a 1 to it. Writing 0 has no effect. 0 FlexCAN has not entered the bus-off state 1 FlexCAN module entered the bus-off state
1 ERR_INT	This bit indicates that at least one of the error bits is set. If the corresponding mask bit in the control register (ERR_MSK) is set, an interrupt is generated to the ARM. This bit is cleared by writing it to ‘1’.Writing ‘0’ has no effect. 0 No error bits set in the error and status register 1 Indicates setting of any error bit in the error and status register
0 WAK_INT	When FlexCAN is in doze mode or stop mode and a recessive to dominant transition is detected on the CAN bus and if the WAK_MSK bit in the MCR is set, an interrupt is generated to the ARM. This bit is cleared by writing it to ‘1’. Writing ‘0’ has no effect. 0 No recessive to dominant transition detected 1 Indicates a recessive to dominant transition received on the CAN bus when the FlexCAN module is in doze mode or stop mode

24.3.2.9 Interrupt Masks 2 Register (IMASK2)

This register allows any number of a range of 32 message buffer interrupts to be enabled or disabled. It contains one interrupt mask bit per buffer, enabling the ARM to determine which buffer generates an interrupt after a successful transmission or reception (that is, when the corresponding IFLAG2 bit is set).

Offset 0x0024 (IMASK2) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	BUF 63M	BUF 62M	BUF 61M	BUF 60M	BUF 59M	BUF 58M	BUF 57M	BUF 56M	BUF 55M	BUF 54M	BUF 53M	BUF 52M	BUF 51M	BUF 50M	BUF 49M	BUF 48M
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	BUF 47M	BUF 46M	BUF 45M	BUF 44M	BUF 43M	BUF 42M	BUF 41M	BUF 40M	BUF 39M	BUF 38M	BUF 37M	BUF 36M	BUF 35M	BUF 34M	BUF 33M	BUF 32M
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-10. Interrupt Masks 2 Register (IMASK2)

Table 24-9. Interrupt Masks 2 Register Description

Field	Description
31–0 BUF63M–BUF32M	Each bit enables or disables the respective FlexCAN message buffer interrupt (message buffers 32–63). 0 The corresponding buffer interrupt is disabled 1 The corresponding buffer interrupt is enabled

NOTE

Setting or clearing a bit in the IMASK2 register can assert or negate an interrupt request, if the corresponding IFLAG2 bit is set.

24.3.2.10 Interrupt Masks 1 Register (IMASK1)

This register enables or disables any number of a range of 32 message buffer interrupts. It contains one interrupt mask bit per buffer, enabling the ARM to determine which buffer generates an interrupt after a successful transmission or reception (that is, when the corresponding IFLAG1 bit is set).

Offset 0x0028 (IMASK1) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	BUF 31M	BUF 30M	BUF 29M	BUF 28M	BUF 27M	BUF 26M	BUF 25M	BUF 24M	BUF 23M	BUF 22M	BUF 21M	BUF 20M	BUF 19M	BUF 18M	BUF 17M	BUF 16M
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	BUF 15M	BUF 14M	BUF 13M	BUF 12M	BUF 11M	BUF 10M	BUF 9M	BUF 8M	BUF 7M	BUF 6M	BUF 5M	BUF 4M	BUF 3M	BUF 2M	BUF 1M	BUF 0M
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-11. Interrupt Masks 1 Register (IMASK1)

Table 24-10. Interrupt Masks 1 Register Description

Field	Description
31–0 BUF31M–BUF0M	Each bit enables or disables the respective FlexCAN message buffer interrupt (message buffers 0–31). 0 The corresponding buffer interrupt is disabled 1 The corresponding buffer interrupt is enabled

NOTE

Setting or clearing a bit in the IMASK1 register can assert or negate an interrupt request, if the corresponding IFLAG1 bit is set.

24.3.2.11 Interrupt Flags 2 Register (IFLAG2)

This register defines the flags for 32 message buffer interrupts. It contains one interrupt flag bit per buffer. Each successful transmission or reception sets the corresponding IFLAG2 bit. If the corresponding IMASK2 bit is set, an interrupt is generated. The interrupt flag must be cleared by writing a 1; writing 0 has no effect.

When the AEN bit in the MCR is set (abort enabled), while the IFLAG2 bit is set for a message buffer configured as Tx, ARM write access to the corresponding message buffer is blocked.

Offset 0x002C (IFLAG2) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	BUF 63I	BUF 62I	BUF 61I	BUF 60I	BUF 59I	BUF 58I	BUF 57I	BUF 56I	BUF 55I	BUF 54I	BUF 53I	BUF 52I	BUF 51I	BUF 50I	BUF 49I	BUF 48I
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	BUF 47I	BUF 46I	BUF 45I	BUF 44I	BUF 43I	BUF 42I	BUF 41I	BUF 40I	BUF 39I	BUF 38I	BUF 37I	BUF 36I	BUF 35I	BUF 34I	BUF 33I	BUF 32I
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-12. Interrupt Flags 2 Register (IFLAG2)

Table 24-11. Interrupt Flags 2 Register Description

Field	Description
31–0 BUF63I–BUF32I	Each bit flags the respective FlexCAN message buffer interrupt (message buffer 32–63). 0 No such occurrence 1 The corresponding buffer has successfully completed transmission or reception

24.3.2.12 Interrupt Flags 1 Register (IFLAG1)

This register defines the flags for 32 message buffer interrupts and FIFO interrupts. It contains one interrupt flag bit per buffer. Each successful transmission or reception sets the corresponding IFLAG1 bit. If the corresponding IMASK1 bit is set, an interrupt is generated. The interrupt flag must be cleared by writing a 1 to it. Writing 0 has no effect.

Setting the abort enabled (AEN) bit in the MCR while the IFLAG1 bit is set for a message buffer configured as Tx blocks the ARM's write access to the corresponding message buffer.

Setting the FIFO enable (FEN) bit in the MCR changes the function of the 8 least significant interrupt flags (BUF7I–BUF0I) to support the FIFO's operation. BUF7I, BUF6I, and BUF5I indicate operating conditions of the FIFO; BUF4I–BUF0I are not used.

Offset 0x0030 (IFLAG1) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	BUF 31I	BUF 30I	BUF 29I	BUF 28I	BUF 27I	BUF 26I	BUF 25I	BUF 24I	BUF 23I	BUF 22I	BUF 21I	BUF 20I	BUF 19I	BUF 18I	BUF 17I	BUF 16I
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	BUF 15I	BUF 14I	BUF 13I	BUF 12I	BUF 11I	BUF 10I	BUF 9I	BUF 8I	BUF 7I	BUF 6I	BUF 5I	BUF 4I	BUF 3I	BUF 2I	BUF 1I	BUF 0I
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 24-13. Interrupt Flags 1 Register (IFLAG1)

Table 24-12. Interrupt Flags 1 Register Description

Field	Description
31–8 BUF31I–BUF8I	Each bit flags the respective FlexCAN message buffer interrupt (message buffers 8–31). 0 No such occurrence 1 The corresponding message buffer has successfully completed transmission or reception
7 BUF7I	If the FIFO is not enabled, this bit flags the interrupt for message buffer 7. If the FIFO is enabled, this flag indicates an overflow condition in the FIFO (frame lost because FIFO is full). 0 No such occurrence 1 Message buffer 7 completed transmission/reception or FIFO overflow
6 BUF6I	If the FIFO is not enabled, this bit flags the interrupt for message buffer 6. If the FIFO is enabled, this flag indicates that 4 out of 6 buffers of the FIFO are already occupied (FIFO almost full). 0 No such occurrence 1 Message buffer 6 completed transmission/reception or FIFO almost full
5 BUF5I	If the FIFO is not enabled, this bit flags the interrupt for message buffer 5. If the FIFO is enabled, this flag indicates that at least one frame is available to be read from the FIFO. 0 No such occurrence 1 Message buffer 5 completed transmission/reception or frames available in the FIFO
4–0 BUF4I–BUF0I	If the FIFO is not enabled, these bits flag the interrupts for message buffers 0–4. If the FIFO is enabled, these flags are not used and must be considered as reserved locations. 0 No such occurrence 1 Corresponding message buffer completed transmission/reception

24.3.2.13 Rx Individual Mask Registers (RXIMR0–RXIMR63)

These registers are used as acceptance masks for ID filtering in Rx message buffers and the FIFO. If the FIFO is not enabled, one mask register is provided for each available message buffer, providing ID masking capability on a per message buffer basis. When the FIFO is enabled (FEN bit in the MCR is set), the first 8 mask registers apply to the 8 elements of the FIFO filter table (on a one-to-one correspondence), while the rest of the registers apply to the regular message buffers, starting from message buffer 8.

The individual Rx mask registers are implemented in RAM, so they are not affected by reset and must be explicitly initialized prior to any reception. Furthermore, they can only be accessed by the ARM while the module is in freeze mode. Outside of freeze mode, write accesses are blocked and read accesses return “all zeros”. Furthermore, if the BCC bit in the MCR is cleared, any read or write operation to these registers results in an access error.

Offset 0x0880–0x08BF (RXIMR0–15)
0x08C0–0x08FF (RXIMR16–31)
0x0900–0x097F (RXIMR32–63)

Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	MI31	MI30	MI29	MI28	MI27	MI26	MI25	MI24	MI23	MI22	MI21	MI20	MI19	MI18	MI17	MI16
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	MI15	MI14	MI13	MI12	MI11	MI10	MI9	MI8	MI7	MI6	MI5	MI4	MI3	MI2	MI1	MI0
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

Figure 24-14. Rx Individual Mask Registers (RXIMR0 - RXIMR63)

Table 24-13. Rx Individual Mask Registers Description

Field	Description
31–0 MI31–MI0	For normal Rx message buffers, the mask bits affect the ID filter programmed on the message buffer. For the Rx FIFO, the mask bits affect all bits programmed in the filter table (ID, IDE, RTR). 0 the corresponding bit in the filter is “don’t care” 1 The corresponding bit in the filter is checked against the one received

24.3.3 Buffer Descriptions

The address offset range 0x0080–0x047F is used for message buffers, which store CAN messages for transmission and reception. Table 24-14 shows a standard/extended message buffer (message buffer 0) memory map, using 16 bytes total (0x0080–0x008F space). Each message buffer comprises control and status (C/S), identifier, and data fields, as shown in Table 24-14.

Table 24-14. Message Buffer 0 (MB0) Memory Map

Address Offset	Message Buffer Field
0x0080	Control and Status (C/S)
0x0084	Identifier field
0x0088–0x008F	Data fields 0–7 (1 byte each)

Alternatively, when the MCR's FEN bit is set, the memory area from 0x0080 to 0x00FF (which is normally occupied by message buffers 0 to 7) is used by the reception FIFO engine.

The following subsections describe the structure of the message buffers and the receive FIFO.

24.3.3.1 Message Buffer Description

Figure 24-15 shows the message buffer structure used in FlexCAN. Both extended and standard frames (29-bit and 11-bit identifiers, respectively) used in the CAN specification (Version 2.0, Part B) are represented.

Offset 0x0080–0x017F (MB0–15)
0x0180–0x027F (MB16–31)
0x0280–0x047F (MB32–63)

	31–28	27–24	22	21	20	19–16	15–8	7–0
0x0		CODE		SRR	IDE	RTR	LENGTH	TIME STAMP
0x4	PRIO	ID (Standard/Extended)					ID (Extended)	
0x8	Data Byte 0		Data Byte 1				Data Byte 2	Data Byte 3
0xC	Data Byte 4		Data Byte 5				Data Byte 6	Data Byte 7

Figure 24-15. Message Buffer Structure

The fields shown in Figure 24-15 are described in Table 24-15.

Table 24-15. Message Buffer Field Descriptions

Field	Description
CODE	Message buffer code. Can be accessed (read or written to) by the ARM core or the FlexCAN module itself, as part of the message buffer matching and arbitration process. The encoding is shown in Table 24-16 and Table 24-17. See Section 24.4, "Functional Description" for additional information.
SRR	Substitute remote request. In the Tx buffers, for transmission of frames in extended format, the bit must be set to 1—a cleared bit is invalid. In the Rx buffers, the bit takes the value received on the CAN bus. A received value of 0 is interpreted as an arbitration loss. 0 Dominant is not a valid value for transmission in extended format frames 1 Recessive value is compulsory for transmission in extended format frames
IDE	ID extended bit. This bit identifies whether the frame format is standard or extended. 0 Extended frame format 1 Standard frame format
RTR	Remote transmission request. Used for requesting transmissions of a data frame. If FlexCAN transmits this bit as '1' (recessive) and receives it as '0' (dominant), it is interpreted as arbitration loss. If this bit is transmitted as '0' (dominant), then if it is received as '1' (recessive), the FlexCAN module treats it as bit error. If the value received matches the value transmitted, it is considered a successful bit transmission. 0 Indicates the current message buffer has a data frame to be transmitted 1 Indicates the current message buffer has a remote frame to be transmitted

Table 24-15. Message Buffer Field Descriptions (Continued)

Field	Description
LENGTH	Length of data in bytes of the Rx or Tx data, which is located in offsets 0x0008 through 0x000F of the message buffer space (see Figure 29-2). In reception, this field is copied by the FlexCAN module from the data length code (DLC) field of the received frame. In transmission this field is written by the ARM, and corresponds to the DLC field value of the frame to be transmitted. When RTR = 1, the frame to be transmitted is a remote frame and does not include the data field, regardless of the value of LENGTH.
TIME STAMP	Free-running counter time stamp. This field is a copy of the free-running timer, captured for Tx and Rx frames when the identifier field first appears on the CAN bus.
PRIO	Local priority. Only used when the LPRIO_EN bit is set in the MCR. Only applies to Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority. See Section 24.4.3, “Arbitration Process”.
ID	Frame identifier. In standard frame format (Tx or Rx), only the 11 most significant bits are used for frame identification—the 18 least significant bits are ignored. In extended frame format (Tx or Rx), all bits are used for frame identification.
DATA	Data field. Up to eight bytes can be used for a data frame. For Rx frames, the data is stored as it is received from the CAN bus. For Tx frames, the ARM prepares the data field to be transmitted within the frame.

Table 24-16. Message Buffer Codes for Rx Buffers

Rx Code Before Rx New Frame	Description	Rx Code After Rx New Frame	Comment
0000	INACTIVE: message buffer is not active.	—	Message buffer does not participate in the matching process.
0100	EMPTY: message buffer is active and empty.	0010	Message buffer participates in the matching process. When a frame is received successfully, the code is automatically updated to FULL.
0010	FULL: message buffer is full.	0010	The act of reading the C/S word followed by unlocking the message buffer does not make the code return to EMPTY. It remains FULL. If a new frame is written to the message buffer after the C/S word is read and the message buffer is unlocked, the code still remains FULL.
		0110	If the message buffer is FULL and a new frame is overwritten to this message buffer before the ARM has time to read it, the code is automatically updated to OVERRUN. See Section 24.4.5, “Matching Process,” for details about overrun behavior.
0110	OVERRUN: a frame was overwritten into a full buffer.	0010	If the code indicates OVERRUN but the ARM reads the C/S word and then unlocks the message buffer, when a new frame is written to the message buffer the code returns to FULL.
		0110	If the code already indicates OVERRUN, yet another new frame must be written, the message buffer is overwritten again, and the code remains OVERRUN. See Section 24.4.5, “Matching Process,” for details about OVERRUN behavior.
0*nm*1[1]	BUSY: FlexCAN is updating the contents of the message buffer. The ARM must not access the message buffer.	0010	An EMPTY buffer was written with a new frame (*nm* was 01).
		0110	A FULL/OVERRUN buffer was overwritten (XY was 11).

[1] For Tx message buffers (see Table 24-17), the BUSY bit should be ignored upon read, except when the AEN bit is set in the MCR.

Table 24-17. Message Buffer Code for Tx Buffers

RTR	Initial Tx Code	Code After Successful Transmission	Description
X	1000	—	INACTIVE: message buffer does not participate in the arbitration process.
X	1001	—	ABORT: message buffer was configured as Tx and ARM aborted the transmission. This code is only valid when the AEN bit in the MCR is set to 1. Message buffer does not participate in the arbitration process.
0	1100	1000	Transmit data frame once unconditionally. After transmission, the message buffer automatically returns to the INACTIVE state.
1	1100	0100	Transmit remote frame once unconditionally. After transmission, the message buffer automatically becomes an Rx message buffer with the same ID.
0	1010	1010	Transmit a data frame whenever a remote request frame with the same ID is received. This message buffer participates simultaneously in both the matching and arbitration processes. The matching process compares the ID of the incoming remote request frame with the ID of the message buffer. If a match occurs, this message buffer is allowed to participate in the current arbitration process and the CODE field is automatically updated to 0b1110 to allow the message buffer to participate in future arbitration runs. When the frame is eventually transmitted successfully, the code automatically returns to 0b1010 to restart the process.
0	1110	1010	This is an intermediate code automatically written to the message buffer by the MBM as a result of a match to a remote request frame. The data frame is transmitted once unconditionally and then the code automatically returns to 0b1010. The ARM can also write this code with the same effect.

24.3.3.2 Rx FIFO Description

When the MCR's FEN bit is set, the memory area from 0x0080 to 0x00FF (which is normally occupied by message buffers 0–7) is used by the reception FIFO engine. Figure 24-16 shows the Rx FIFO data structure. The region 0x0000-0x000C contains an message buffer structure which is the port through which the ARM reads data from the FIFO (the oldest frame received and not read yet). The region 0x0010-0x00DF is reserved for internal use of the FIFO engine. The region 0x00E0-0x00FF contains an 8-entry ID table that specifies filtering criteria for accepting frames into the FIFO. Figure 24-17 shows the three different formats that the elements of the ID table can assume, depending on the IDAM field of the MCR. All elements of the table must have the same format. See Section 24.4.7, "Rx FIFO" for more information.

Figure 24-16. Rx FIFO Structure



Figure 24-16. Rx FIFO Structure (Continued)

0xC	Data Byte 4	Data Byte 5	Data Byte 6	Data Byte 7
0x10 to 0xDF	Reserved			
0xE0	ID Table 0			
0xE4	ID Table 1			
0xE8	ID Table 2			
0xEC	ID Table 3			
0xF0	ID Table 4			
0xF4	ID Table 5			
0xF8	ID Table 6			
0xFC	ID Table 7			

Figure 24-17. ID Table 0–7

A	REM	EXT	RXIDA (Standard = 29-19, Extended = 29-1)				
B	REM	EXT	RXIDB_0 (Standard = 29-19, Extended = 29-16)		REM	EXT	RXIDB_1 (Standard = 13-3, Extended = 13-0)
C	RXIDC_0 (Std/Ext = 31-24)		RXIDC_1 (Std/Ext = 23-16)		RXIDC_2 (Std/Ext = 15-8)		RXIDC_3 (Std/Ext = 7-0)

Table 24-18. Rx FIFO Field Descriptions

Field	Description
REM	Remote frame bit. Specifies if remote frames are accepted into the FIFO if they match the target ID. 0 Remote frames can be accepted and data frames are rejected 1 Remote frames are rejected and data frames can be accepted
EXT	Extended frame bit.Specifies whether extended or standard frames are accepted into the FIFO if they match the target ID. 0 Extended frames can be accepted and standard frames are rejected 1 Extended frames are rejected and standard frames can be accepted
RXIDA	Rx Frame Identifier (Format A). Specifies an ID to be used as acceptance criteria for the FIFO. In the standard frame format, only the 11 most significant bits (3 to 13)are used for frame identification. In the extended frame format, all bits are used.

Table 24-18. Rx FIFO Field Descriptions (Continued)

Field	Description
RXIDB_0, RXIDB_1	Rx Frame Identifier (Format B). Specifies an ID to be used as acceptance criteria for the FIFO. In the standard frame format, the 11 most significant bits (a full standard ID) (3 to 13)are used for frame identification. In the extended frame format, all 14 bits of the field are compared to the 14 most significant bits of the received ID.
RXIDC_0, RXIDC_1, RXIDC_2, RXIDC_3	Rx Frame Identifier (Format C). Specifies an ID to be used as acceptance criteria for the FIFO. In both standard and extended frame formats, all 8 bits of the field are compared to the 8 most significant bits of the received ID.

24.4 Functional Description

24.4.1 Overview

The FlexCAN module is a CAN protocol engine with a flexible mailbox system for transmitting and receiving CAN frames. The mailbox system includes a set of up to 64 message buffers that store configuration and control data, time stamp, message ID and data (see Section 24.3.3.1, “Message Buffer Description”). The memory corresponding to the first 8 message buffers can be configured to support a FIFO reception scheme with a powerful ID filtering mechanism, capable of checking incoming frames against a table of IDs (up to 8 extended IDs, or 16 standard IDs, or 32 8-bit ID slices), each one with its own individual mask register. Simultaneous reception through FIFO and mailbox is supported. For mailbox reception, a matching algorithm makes it possible to store received frames only into message buffers that have the same ID programmed on its ID field. A masking scheme makes it possible to match the ID programmed on the message buffer with a range of IDs on received CAN frames. For transmission, an arbitration algorithm decides the prioritization of message buffers to be transmitted based on the message ID (optionally augmented by 3 local priority bits) or the message buffer ordering.

A message buffer is said to be active at a given time if it can participate in the currently-active matching and arbitration algorithms. An Rx message buffer with a code of 0b0000 is inactive, as is a Tx message buffer with a 0b1000 or 0b1001 (see Table 24-16 and Table 24-17, respectively). In other cases, a message buffer is temporarily deactivated (that is, it does not participate in the current arbitration or matching run) when the ARM writes to the C/S field of that message buffer (see Section 24.4.6.2, “Message Buffer Deactivation”).

24.4.2 Transmit Process

In order to transmit a CAN frame, the ARM must prepare a message buffer for transmission by executing the following procedure:

1. The first step depends on the state of the message buffer:
   — If the message buffer is active (transmission pending), write an ABORT code (0b1001) to the CODE field of the control and status word to request an abortion of the transmission, then read back the CODE field and the interrupt flag register to check if the transmission was aborted (see Section 24.4.6.1, “Transmission Abort Mechanism).

— Alternatively if backwards compatibility is desired (AEN in MCR is cleared), write 0b1000 to the CODE field to inactivate the message buffer. However, the pending frame may be transmitted without notification (see Section 24.4.6.2, “Message Buffer Deactivation).

2. Write the ID word.
3. Write the data bytes.
4. Write the LENGTH, CODE, and other control fields of the control and status word to activate the message buffer.

After the message buffer is activated by following this procedure, it participates in the arbitration process and eventually is transmitted according to its priority. At the end of the successful transmission, the value of the free running timer is written into the time stamp field, the CODE field in the control and status word is updated, a status flag is set in the interrupt flag register and an interrupt is generated if allowed by the corresponding interrupt mask register bit. The new CODE field after transmission depends on the code that was used to activate the message buffer (see Table 24-16 and Table 24-17 in Section 24.3.3.1, “Message Buffer Description.).

When the abort feature is enabled (AEN in the MCR is set to 1), after the interrupt flag is asserted for a message buffer configured as transmit buffer, the message buffer is blocked: therefore the ARM is not able to update it until the interrupt flag be cleared by ARM. This means that the ARM must clear the corresponding interrupt flag before starting to prepare this message buffer for a new transmission or reception.

24.4.3 Arbitration Process

The arbitration process is an algorithm executed by the message buffer management submodule (MBM) that scans the whole message buffer memory looking for the highest priority message to be transmitted. All message buffers programmed as transmit buffers are scanned to find the lowest ID or the lowest message buffer number or the highest priority, depending on the LBUF and LPRIO_EN bits on the control register. (If LBUF is cleared, the arbitration considers not only the ID, but also the RTR and IDE bits placed inside the ID at the same positions they are transmitted in the CAN frame.) The arbitration process is triggered by any of the following events:

- During the CRC field of the CAN frame
- During the error delimiter field of the CAN frame
- During intermission, if the winner message buffer defined in a previous arbitration was deactivated, or if there was no message buffer to transmit, but the ARM wrote to the C/S word of any message buffer after the previous arbitration finished
- When the MBM is in the idle or bus-off state and the ARM writes to the C/S word of any message buffer
- Upon leaving freeze mode

When LBUF is set to 1, the LPRIO_EN bit has no effect and the lowest number buffer is transmitted first. When LBUF and LPRIO_EN are both cleared, the message buffer with the lowest ID is transmitted first but. If LBUF is cleared and LPRIO_EN is set to 1, the PRIO bits augment the ID used during the arbitration process. With this extended ID concept, arbitration is done based on the full 32-bit ID and the PRIO bits define which message buffer is transmitted first: therefore message buffers with PRIO = 0b000

have higher priority. If two or more message buffers have the same priority, the regular ID determines the priority of transmission. If two or more message buffers have the same priority (3 extra bits) and the same regular ID, the lowest message buffer is transmitted first.

After the highest priority message buffer is selected, it is transferred to a temporary storage space called the serial message buffer (SMB), which has the same structure as a normal message buffer but is not user accessible. After this transfer, write access to the corresponding message buffer is blocked (if the AEN bit in the MCR is set to 1). Write access is restored by any of the following events:

- After the message buffer is transmitted
- FlexCAN enters HALT or BUS OFF
- FlexCAN loses the bus arbitration or there is an error during the transmission

At the first opportunity window on the CAN bus, the message on the SMB is transmitted according to the CAN protocol rules. FlexCAN transmits up to eight data bytes, even if the DLC (data length code) value is bigger.

24.4.4 Receive Process

To be able to receive CAN frames into the mailbox message buffers, the ARM must prepare one or more message buffers for reception by executing the following steps:

1. The first step depends on the state of the message buffer:
   - If the message buffer has a pending transmission, write an ABORT code (0b1001) to the CODE field of the control and status word to request an abortion of the transmission, then read back the CODE field and the interrupt flag register to check if the transmission was aborted (see Section 24.4.6.1, “Transmission Abort Mechanism”).
   - Alternatively if backwards compatibility is desired (AEN in the MCR is cleared), write 0b1000 to the CODE field to inactivate the message buffer. However, the pending frame may be transmitted without notification (see Section 24.4.6.2, “Message Buffer Deactivation”).
   - If the message buffer already programmed as a receiver, write 0b0000 to the CODE field of the control and status word to keep the message buffer inactive.
2. Write the ID word
3. Write 0b0100 to the CODE field of the control and status word to activate the message buffer

After the message buffer is activated, it is able to receive frames that match the programmed ID. At the end of a successful reception, the message buffer is updated by the MBM as follows:

1. The value of the free running timer is written into the time stamp field
2. The received ID, data (8 bytes at most), and length fields are stored
3. The CODE field in the control and status word is updated (see Table 24-16 and Table 24-17 in Section 24.3.3.1, “Message Buffer Description”)
4. A status flag is set in the interrupt flag register and an interrupt is generated if allowed by the corresponding interrupt mask register bit

Upon receiving the message buffer interrupt, the ARM services the received frame using the following procedure:

1. Read the control and status word (mandatory—activates an internal lock for this buffer)
2. Read the ID field (optional—needed only if a mask was used)
3. Read the data field
4. Read the free-running timer (optional—releases the internal lock)

The ARM's read of the control and status word is necessary to assure data coherence (see Section 24.4.6, "Data Coherence"). After reading the control and status word, if the BUSY bit is set in the CODE field then the ARM postpones the access to the message buffer until this bit is cleared.

Reading the free-running timer is not mandatory. If not executed, the message buffer remains locked, unless the ARM reads the C/S word of another message buffer. Only one message buffer is locked at a time.

The ARM synchronizes to frame reception by the status flag bit for the specific message buffer in one of the interrupt flag registers and not by the CODE field of that message buffer. Polling the CODE field does not work because after a frame is received and the ARM services the message buffer (by reading the C/S word followed by unlocking the message buffer), the CODE field does not return to EMPTY. It remains FULL, as explained in Table 24-16. If the ARM tries to work around this behavior by writing to the C/S word to force an EMPTY code after reading the message buffer, then the message buffer is deactivated from any currently ongoing matching process. As a result, a newly-received frame matching the ID of that message buffer can possibly be lost.

NOTE

When polling, do not read directly the C/S word of the message buffers. Instead, read the interrupt flag registers.

The received ID field is always stored in the matching message buffer. The contents of the ID field in a message buffer can possibly change if the match was due to masking.
FlexCAN does receive frames transmitted by itself if there exists an Rx matching message buffer, provided the SRX_DIS bit in the MCR is cleared. If SRX_DIS is set to 1, FlexCAN does not store frames transmitted by itself in any message buffer, even if it contains a matching message buffer, and no interrupt flag or interrupt signal is generated due to the frame reception.

To receive CAN frames through the FIFO, the ARM must first enable and configure the FIFO during freeze mode (see Section 24.4.7, "Rx FIFO"). After receiving the frames available interrupt from FIFO, the ARM services the received frame using the following procedure:

1. Read the control and status word (optional—needed only if a mask was used for IDE and RTR bits)
2. Read the ID field (optional—needed only if a mask was used)
3. Read the data field
4. Clear the frames available interrupt (mandatory—releases the buffer and allow the ARM to read the next FIFO entry)

24.4.5 Matching Process

The matching process is an algorithm executed by the MBM that scans the message buffer memory looking for Rx message buffers programmed with the same ID as the one received from the CAN bus. If the FIFO is enabled, the 8-entry ID table from FIFO is scanned first and then, if a match is not found within the FIFO table, the other message buffers are scanned. In the event that the FIFO is full, the matching algorithm always looks for a matching message buffer outside the FIFO region.

When the frame is received, it is temporarily stored in a hidden auxiliary message buffer called serial message buffer (SMB). The matching process takes place during the CRC field of the received frame. If a matching ID is found in the FIFO table or in one of the regular message buffers, the contents of the SMB are transferred to the FIFO or to the matched message buffer during the sixth bit of the end-of-frame field of the CAN protocol. This operation is called “move-in.” If any protocol error (such as CRC or ACK) is detected, than the move-in operation is not performed.

For the regular mailbox message buffers, a message buffer is said to be free to receive a new frame if all of the following conditions are satisfied:

- The message buffer is not locked (see Section 24.4.6.3, “Message Buffer Lock Mechanism”)
- The CODE field is EMPTY; alternatively, the CODE field is FULL or OVERRUN but the ARM has already serviced the message buffer (read the C/S word and then unlocked the message buffer)

If the first message buffer with a matching ID is not free to receive the new frame, then the matching algorithm keeps looking for another free message buffer until it finds one. If no free message buffer can be found, then the last matching message buffer is overwritten (unless it is locked) and the CODE field is set to OVERRUN (see Table 24-16 and Table 24-17). If the last matching message buffer is locked, then the new message remains in the SMB, waiting for the message buffer to be unlocked (see Section 24.4.6.3, “Message Buffer Lock Mechanism”).

Suppose for example that the FIFO is disabled and there are two message buffers with the same ID, and FlexCAN starts receiving messages with that ID. Let us say that these message buffers are the second and the fifth in the array. When the first message arrives, the matching algorithm finds the first match in the second message buffer. The code of this message buffer is EMPTY, so the message is stored there. When the second message arrives, the matching algorithm finds the second message buffer again, but it is not free to receive, so it keeps looking, finds the fifth message buffer, and stores the message there. If yet another message with the same ID arrives, the matching algorithm finds out that there are no matching message buffers that are free to receive, so it overwrites the last matched message buffer (fifth message buffer) and sets the CODE field of that message buffer to OVERRUN.

The ability to match the same ID in more than one message buffer can be exploited to implement a reception queue (in addition to the full featured FIFO) to allow more time for the ARM to service the message buffers. By programming more than one message buffer with the same ID, received messages are queued into the message buffers. The ARM can examine the time stamp field of the message buffers to determine the order in which the messages arrived.

The matching algorithm described above can be changed to that used in previous versions of the FlexCAN module by clearing the BCC bit in the MCR. In this case, the matching algorithm stops at the first message buffer with a matching ID that it founds, whether this message buffer is free or not. As a result, the message queueing feature does not work if the BCC bit is cleared.

Matching to a range of IDs is possible by using ID acceptance masks. FlexCAN supports individual masking per message buffer. See Section 24.3.2.13, “Rx Individual Mask Registers (RXIMR0–RXIMR63).”. During the matching algorithm, if a mask bit is set to 1 then the corresponding ID bit is compared. If the mask bit is cleared, the corresponding ID bit is “don’t care”. The individual mask registers are implemented in RAM, so they are not initialized out of reset. Also, they can only be programmed if the BCC bit is set to 1 and while the module is in freeze mode.

FlexCAN also supports an alternate masking scheme with only three mask registers (RGXMASK, RX14MASK and RX15MASK) for backwards compatibility. This alternate masking scheme is enabled when the BCC bit in the MCR is cleared.

24.4.6 Data Coherence

In order to maintain data coherence and ensure the proper operation of FlexCAN, the ARM must obey the rules described in Section 24.4.2, “Transmit Process,” and Section 24.4.4, “Receive Process.”. Any ARM access to a message buffer structure within FlexCAN which does not comply with these rules causes FlexCAN to behave in an unpredictable way.

24.4.6.1 Transmission Abort Mechanism

The abort mechanism provides a safe way to request the abortion of a pending transmission. A feedback mechanism is provided to inform the ARM if the transmission was aborted or if the frame could not be aborted and was transmitted instead. In order to maintain backwards compatibility, the abort mechanism must be explicitly enabled by setting the AEN bit in the MCR.

In order to abort a transmission, the ARM must write a specific abort code (0b1001) to the CODE field of the control and status word. When the abort mechanism is enabled, the active message buffers configured as transmission must be aborted first before they can be updated. If the abort code is written to an message buffer that is currently being transmitted, or to an message buffer that was already loaded into the SMB for transmission, the write operation is blocked and the message buffer is not deactivated, but the abort request is captured and kept pending until one of the following conditions is satisfied:

- The module loses the bus arbitration
- There is an error during the transmission
- The module is put into freeze mode

If none of conditions above are reached, the message buffer is transmitted correctly, the interrupt flag is set in the interrupt flag register and an interrupt to the ARM is generated (if enabled). The abort request is automatically cleared when the interrupt flag is set. In the other hand, if one of the above conditions is reached, the frame is not transmitted, therefore the abort code is written into the CODE field, the interrupt flag is set in the interrupt flag register and an interrupt is (optionally) generated to the ARM.

If the ARM writes the abort code before the transmission begins internally, then the write operation is not blocked, therefore the message buffer is updated and no interrupt flag is set. In this way the ARM just needs to read the abort code to make sure the active message buffer was deactivated. Although the AEN bit is set and the ARM wrote the abort code, in this case the message buffer is deactivated and not aborted, because the transmission did not start yet. One message buffer is only aborted when the abort request is captured and kept pending until one of the previous conditions are satisfied.

The abort procedure can be summarized as follows:

1. ARM writes 0b1001 into the CODE field of the C/S word
2. ARM reads the CODE field and compares it to the value that was written
3. If the CODE field that is read is different from the value that was written, the ARM must read the corresponding interrupt flag (IFLAG) to check if the frame was transmitted or it is being currently transmitted. If the corresponding IFLAG is set, the frame was transmitted. If the corresponding IFLAG is reset, the ARM must wait for it to be set, and then the ARM must read the CODE field to check if the message buffer was aborted (CODE=0b1001) or it was transmitted (CODE=0b1000).

24.4.6.2 Message Buffer Deactivation

Deactivation is mechanism provided to maintain data coherence when the ARM writes to the control and status word of active message buffers out of freeze mode. Any ARM write access to the control and status word of a message buffer causes that message buffer to be excluded from the transmit or receive processes during the current matching or arbitration round. The deactivation is temporary, affecting only for the current match/arbitration round.

The purpose of deactivation is to maintain data coherence. The match/arbitration process scans the message buffers to decide which message buffer to transmit or receive. If the ARM updates the message buffer in the middle of a match or arbitration process, the data of that message buffer may no longer be coherent. Deactivation of the message buffer prevents this from happening.

Even with the coherency mechanism described above, writing to the control and status word of active message buffers when not in freeze mode can produce undesirable results. Examples are:

- Matching and arbitration are one-pass processes. If message buffers are deactivated after they are scanned, no re-evaluation is done to determine a new match/winner. If an Rx message buffer with a matching ID is deactivated during the matching process after it was scanned, then this message buffer is marked as invalid to receive the frame, and FlexCAN keeps looking for another matching message buffer within those not yet scanned. If no matching buffer is found, then the message is lost. Suppose, for example, that two message buffers have a matching ID to a received frame, and the user deactivated the first matching message buffer after FlexCAN has scanned the second. The received frame is lost even if the second matching message buffer was “free to receive”.
- If a Tx message buffer containing the lowest ID is deactivated after FlexCAN has scanned it, then FlexCAN looks for another winner within the message buffers that it has not scanned yet. Therefore, it can possibly transmit a message buffer with an ID that is not the lowest at the time, if a lower ID is present in one of the message buffers that was already scanned before the deactivation.
- There is a point in time before which the deactivation of a Tx message buffer causes it not to be transmitted (end of move-out). After this time, the message buffer is transmitted but no interrupt is issued and the CODE field is not updated. To avoid this situation, use the abort procedures described in Section 24.4.6.1, “Transmission Abort Mechanism”.

24.4.6.3 Message Buffer Lock Mechanism

Besides message buffer deactivation, FlexCAN has another data coherence mechanism for the receive process. When the ARM reads the control and status word of an “active not empty” Rx message buffer, FlexCAN assumes that the ARM wants to read the whole message buffer in an atomic operation, and thus it sets an internal lock flag for that message buffer. The lock is released when the ARM reads the free running timer (global unlock operation), or when it reads the control and status word of another message buffer. The message buffer locking is done to prevent a new frame to be written into the message buffer while the ARM is reading it.

NOTE

The locking mechanism only applies to Rx message buffers which have a code different than INACTIVE (0b0000) or EMPTY (0b0100). Tx message buffers cannot be locked. In previous FlexCAN versions, reading the C/S word locked the message buffer even if it was empty. This behavior is followed when the BCC bit is cleared.

Suppose, for example, that the FIFO is disabled and the second and the fifth message buffers of the array are programmed with the same ID, and FlexCAN has already received and stored messages into these two message buffers. Suppose now that the ARM decides to read message buffer number 5 and at the same time another message with the same ID is arriving. When the ARM reads the control and status word of message buffer number 5, this message buffer is locked. The new message arrives and the matching algorithm finds out that there are no “free to receive” message buffers, so it decides to override message buffer number 5. However, this message buffer is locked, so the new message cannot be written there. It remains in the SMB waiting for the message buffer to be unlocked, and only then is it written to the message buffer. If the message buffer is not unlocked in time and yet another new message with the same ID arrives, then the new message overwrites the one on the SMB and there is no indication of lost messages either in the CODE field of the message buffer or in the error and status register.

While the message is being moved-in from the SMB to the message buffer, the BUSY bit on the CODE field is set to 1. If the ARM reads the control and status word and finds out that the BUSY bit is set, the ARM postpones accessing the message buffer until the BUSY bit is cleared.

NOTE

If the BUSY bit is set to 1 or if the message buffer is empty, then reading the control and status word does not lock the message buffer.

Deactivation takes precedence over locking. If the ARM deactivates a locked Rx message buffer, then its lock status is cleared and the message buffer is marked as invalid for the current matching round. Any pending message on the SMB is not transferred to the message buffer.

24.4.7 Rx FIFO

The receive-only FIFO is enabled by setting the FEN bit to 1 in the MCR. The reset value of this bit is zero to maintain software backwards compatibility with previous versions of the module that did not have the FIFO feature. When the FIFO is enabled, the memory region normally occupied by the first 8 message buffers (0x0080-0x00FF) is now reserved for use of the FIFO engine (see Section 24.3.3.2, “Rx FIFO Description”). Management of read and write pointers is done internally by the FIFO engine. The ARM

can read the received frames sequentially, in the order they were received, by repeatedly accessing a message buffer structure at the beginning of the memory.

The FIFO can store up to 6 frames pending service by the ARM. An interrupt is sent to the ARM when new frames are available in the FIFO. Upon receiving the interrupt, the ARM must read the frame (accessing an message buffer in the 0x0080 address) and then clear the interrupt. The act of clearing the interrupt triggers the FIFO engine to replace the message buffer in 0x0080 with the next frame in the queue, and then issue another interrupt to the ARM. If the FIFO is full and more frames continue to be received, an OVERFLOW interrupt is issued to the ARM and subsequent frames are not accepted until the ARM creates space in the FIFO by reading one or more frames. A warning interrupt is also generated when 4frames are accumulated in the FIFO.

A powerful filtering scheme is provided to accept only frames intended for the target application, thus reducing the interrupt servicing work load. The filtering criteria is specified by programming a table of eight 32-bit registers that can be configured to one of the following formats (see also Section 24.3.3.2, “Rx FIFO Description”):

- Format A: 8 extended or standard IDs (including IDE and RTR)
- Format B: 16 standard IDs or 16 extended 14-bit ID slices (including IDE and RTR)
- Format C: 32 standard or extended 8-bit ID slices

NOTE

A chosen format is applied to all 8 registers of the filter table. It is not possible to mix formats within the table.

The eight elements of the filter table are individually affected by the first eight individual mask registers (RXIMR0–RXIMR7), allowing very powerful filtering criteria to be defined. The rest of the RXIMR, starting from RXIM8, continue to affect the regular message buffers, starting from message buffer 8. If the BCC bit is cleared, then the FIFO filter table is affected by the legacy mask registers as follows: element 6 is affected by RX14MASK, element 7 is affected by RX15MASK and the other elements (0–5) are affected by RXGMASK.

24.4.8 CAN Protocol Related Features

24.4.8.1 Remote Frames

The user can program a message buffer to be a remote request frame by writing the message buffer as transmit with the RTR bit set to 1. After the remote request frame is transmitted successfully, the message buffer becomes a receive message buffer, with the same ID as before.

When a remote request frame is received by FlexCAN, its ID is compared to the IDs of the transmit message buffers with CODE field 0b1010. If there is a matching ID, then this message buffer frame is transmitted. If the matching message buffer has the RTR bit set, then FlexCAN transmits a remote frame as a response.

A received remote request frame is not stored in a receive buffer. It is only used to trigger a transmission of a frame in response. The mask registers are not used in remote frame matching, and all ID bits (except RTR) of the incoming received frame must match.

In the case that a remote request frame is received and matches a message buffer, this message buffer immediately enters the internal arbitration process, but is considered as normal Tx message buffer, with no higher priority. The data length of this frame is independent of the DLC field in the remote frame that initiated its transmission.

If the Rx FIFO is enabled (the FEN bit in the MCR is set to 1), FlexCAN does not generate an automatic response for remote request frames that match the FIFO filtering criteria. If the remote frame matches one of the target IDs, it is stored in the FIFO and presented to the ARM. For filtering formats A and B, it is possible to select whether remote frames are accepted or not. For format C, remote frames are always accepted (if they match the ID).

24.4.8.2 Overload Frames

FlexCAN transmits overload frames when any of the following conditions on CAN bus are detected:

- Dominant bit in the first or second bit of intermission
- Dominant bit at the 7th (last) bit of end-of-frame field (Rx frames)
- Dominant bit at the 8th (last) bit of the error frame delimiter or the overload frame delimiter

24.4.8.3 Time Stamp

The value of the free-running timer is sampled at the beginning of the identifier field on the CAN bus, and is stored at the end of “move-in” in the time stamp field, providing network behavior with respect to time.

The free-running timer can be reset upon a specific frame reception, enabling network time synchronization. See TSYN description in Section 24.3.2.2, “Control Register (CTRL).”

24.4.8.4 Protocol Timing

Figure 24-18 shows the structure of the clock generation circuitry that feeds the CAN protocol interface (CPI) submodule. The clock source bit (CLK_SRC) in the CTRL register defines whether the internal clock is connected to the output of a crystal oscillator (oscillator clock) or to the peripheral clock (generally from a PLL). In order to guarantee reliable operation, the clock source must be selected while the module is in disable mode (bit MDIS set in the MCR).



Figure 24-18. CAN Engine Clocking Scheme

The crystal oscillator clock must be selected whenever a tight tolerance (up to 0.1%) is required in the CAN bus timing. The crystal oscillator clock has better jitter performance than PLL-generated clocks.

The FlexCAN module supports a variety of means to set up bit timing parameters that are required by the CAN protocol. The control register has various fields used to control bit timing parameters: PRESDIV, PROPSEG, PSEG1, PSEG2 and RJW. For more details see Section 24.3.2.2, “Control Register (CTRL).”

The PRESDIV field controls a prescaler that generates the SCLK, whose period defines the ‘time quantum’ used to compose the CAN waveform. A time quantum is the atomic unit of time handled by the CAN engine.

$$f_{Tq} = \frac{f_{CANCLK}}{(Prescaler\ \ value)}$$

A bit time is subdivided into three segments[1] (see Figure 24-19 and Figure 24-19):

- SYNC_SEG: This segment has a fixed length of one time quantum. Signal edges are expected to happen within this section
- Time segment 1: This segment includes the propagation segment and the phase segment 1 of the CAN standard. It can be programmed by setting the PROPSEG and the PSEG1 fields of the CTRL register so that their sum (plus 2) is in the range of 4 to 16 time quanta
- Time segment 2: This segment represents phase segment 2 of the CAN standard. It can be programmed by setting the PSEG2 field of the CTRL register (plus 1) to be 2–8 time quanta long

$$Bit\ \ Rate = \frac{f_{Tq}}{(number\ \ of\ \ Time\ \ Quanta)}$$

1. For further explanation of the underlying concepts see ISO/DIS 11519–1, Section 10.3. See also the Bosch CAN 2.0A/B protocol specification (September 1991) for bit timing.



Figure 24-19. Segments Within the Bit Time

Table 24-19. Time Segment Syntax

Syntax	Description
SYNC_SEG	System expects transitions to occur on the bus during this period.
Transmit Point	A node in transmit mode transfers a new value to the CAN bus at this point.
Sample Point	A node samples the bus at this point. If the three samples per bit option is selected, then this point marks the position of the third sample.

Table 24-20 gives an overview of the CAN-compatible segment settings and the related parameter values.

Table 24-20. CAN Standard Compatible Bit Time Segment Settings

Time Segment 1	Time Segment 2	Resynchronization Jump Width
5…10	2	1…2
4…11	3	1…3
5…12	4	1…4
6…13	5	1…4
7…14	6	1…4
8…15	7	1…4
9…16	8	1…4

NOTE

It is the user's responsibility to ensure the bit time settings are in compliance with the CAN standard. For bit time calculations, use an IPT (information processing time) of 2, which is the value implemented in the FlexCAN module.

24.4.8.5 Arbitration and Matching Timing

During normal transmission or reception of frames, the arbitration, matching, move-in and move-out processes are executed during certain time windows inside the CAN frame, as shown in Figure 24-20.



Figure 24-20. Arbitration, Match and Move Time Windows

When performing matching and arbitration, FlexCAN needs to scan the whole message buffer memory during the available time slot. In order to have sufficient time to do that, the following requirements must be observed:

- A valid CAN bit timing must be programmed, as indicated in Table 24-20
- The peripheral clock frequency cannot be smaller than the oscillator clock frequency, in other words the PLL cannot be programmed to divide down the oscillator clock
- There must be a minimum ratio between the peripheral clock frequency and the CAN bit rate, as specified in Table 24-21

Table 24-21. Minimum Ratio Between Peripheral Clock Frequency and CAN Bit Rate

Number of Message Buffers	Minimum Ratio
16	8
32	8
64	16

A direct consequence of the first requirement is that the minimum number of time quanta per CAN bit must be 8, so the oscillator clock frequency must be at least 8 times the CAN bit rate. The minimum frequency ratio specified in Table 24-21 can be achieved by choosing a high enough peripheral clock frequency when compared to the oscillator clock frequency, or by adjusting one or more of the bit timing parameters (PRESDIV, PROPSEG, PSEG1, PSEG2). As an example, taking the case of 64 message buffers, if the oscillator and peripheral clock frequencies are equal and the CAN bit timing is programmed to have 8 time quanta per bit, then the prescaler factor (PRESDIV + 1) must be at least 2. For prescaler factor equal

to one and CAN bit timing with 8 time quanta per bit, the ratio between peripheral and oscillator clock frequencies must be at least 2.

24.4.9 Modes of Operation Detailed Descriptions

24.4.9.1 Freeze Mode

This mode is entered by setting the HALT bit to 1 in the MCR or when the core is put into debug mode. In both cases it is also necessary that the FRZ bit is set in the MCR and the module is not in any of the low-power modes (disable, doze, stop). When freeze mode is requested during transmission or reception, FlexCAN performs the following actions:

- Waits to be in either intermission, passive error, bus-off or idle state
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish
- Ignores the Rx input signal and drives the Tx signal as recessive
- Stops the prescaler, thus halting all CAN protocol activities
- Grants write access to the error counter register, which is read-only in other modes
- Sets the NOT_RDY and FRZ_ACK bits in the MCR

After requesting freeze mode, the user must wait for the FRZ_ACK bit to be set in the MCR before executing any other action—otherwise FlexCAN operation is unpredictable. In freeze mode, all memory mapped registers are accessible.

Freeze mode is exited in one of the following ways:

- ARM clears the FRZ bit in the MCR
- The core is removed from debug mode and/or the HALT bit is cleared

Once out of freeze mode, FlexCAN tries to resynchronize to the CAN bus by waiting for 11 consecutive recessive bits.

24.4.9.2 Module Disable Mode

This low-power mode is entered when the MDIS bit in the MCR is set to 1. If the module is disabled during freeze mode, it shuts down the clocks to the CPI and MBM submodules, sets the LPM_ACK bit and clears the FRZ_ACK bit. If the module is disabled during transmission or reception, FlexCAN performs the following actions:

- Waits to be in either the idle or bus-off state, or else waits for the third bit of intermission and then checks if it is recessive
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish
- Ignores its Rx input signal and drives its Tx signal as recessive
- Shuts down the clocks to the CPI and MBM submodules
- Sets the NOT_RDY and LPM_ACK bits in the MCR

The bus interface unit continues to operate, enabling the ARM to access memory mapped registers, except the free running timer, the error counter register and the message buffers, which cannot be accessed when

the module is in disable mode. Exiting from this mode is done by clearing the MDIS bit, which resumes the clocks and clears the LPM_ACK bit.

24.4.9.3 Doze Mode

This is a system low-power mode in which the ARM bus is kept alive and a global doze mode request is sent to all peripherals asking them to enter low-power mode. The DOZE bit in the MCR must be set to 1 in order for a global doze mode to trigger doze mode. If doze mode is triggered during freeze mode, FlexCAN shuts down the clocks to the CPI and MBM submodules, sets the LPM_ACK bit and clears the FRZ_ACK bit. If doze mode is triggered during transmission or reception, FlexCAN performs the following actions:

- Waits to be in either the idle or the bus-off state, or else waits for the third bit of intermission and checks it to be recessive
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish
- Ignores its Rx input signal and drives its Tx signal as recessive
- Shuts down the clocks to the CPI and MBM submodules
- Sets the NOT_RDY and LPM_ACK bits in the MCR

The bus interface unit continues to operate, enabling the ARM to access memory mapped registers, except the free-running timer, the error counter register and the message buffers, which cannot be accessed in doze mode.

Doze mode is exited in one of the following ways:

- ARM removes the doze mode request
- ARM clears the DOZE bit of the MCR
- Self wake-up mechanism

In the self wake-up mechanism, if the SLF_WAK bit in the MCR was set at the time FlexCAN entered doze mode, then upon detection of a recessive-to-dominant transition on the CAN bus, FlexCAN clears the DOZE bit and resumes its clocks. It also sets the WAK_INT bit in the ESR and, if enabled by the WAK_MSK bit in the MCR, generates a wake-up interrupt to the ARM. FlexCAN then waits for 11 consecutive recessive bits to synchronize to the CAN bus. As a consequence, it does not receive the frame that woke it up. Table 24-22 details the effect of SLF_WAK and WAK_MSK upon wake-up from doze mode.

Table 24-22. Wake-up from Doze Mode

SLF_WAK	WAK_MSK	FlexCAN Clocks Enabled	Wake-up Interrupt Generated
0	0	No	No
0	1	No	No
1	0	Yes	No
1	1	Yes	Yes

The sensitivity to CAN bus activity can be modified by applying a low-pass filter function to the Rx CAN input line while in doze mode. See the WAK_SRC bit in Section 24.3.2.1, “Module Configuration Register

(MCR).” This feature can be used to protect FlexCAN from waking up due to short glitches on the CAN bus lines. Such glitches can result from electromagnetic interference within noisy environments.

24.4.9.4 Stop Mode

This is a system low-power mode in which all core clocks are stopped for maximum power savings. If FlexCAN receives the global stop mode request during freeze mode, it sets the LPM_ACK bit, clears the FRZ_ACK bit and then sends a stop acknowledge signal to the ARM, in order to shut down the clocks globally. If stop mode is requested during transmission or reception, FlexCAN performs the following actions:

- Waits to be in either the idle or bus-off state, or else waits for the third bit of intermission and checks it to be recessive
- Waits for all internal activities like arbitration, matching, move-in and move-out to finish
- Ignores its Rx input signal and drives its Tx signal as recessive
- Sets the NOT_RDY and LPM_ACK bits in the MCR
- Sends a Stop Acknowledge signal to the ARM, so that it can shut down the clocks globally

Stop mode is exited in one of the following ways:

- ARM resumes the clocks and removes the stop mode request
- ARM resumes the clocks and stop mode request as a result of the self wake-up mechanism

In the self wake-up mechanism, if the SLF_WAK bit in the MCR was set at the time FlexCAN entered stop mode, then upon detection of a recessive to dominant transition on the CAN bus, FlexCAN sets the WAK_INT bit in the ESR and, if enabled by the WAK_MSK bit in the MCR, generates a wake-up interrupt to the ARM. Upon receiving the interrupt, the ARM resumes the clocks and remove the stop mode request. FlexCAN then waits for 11 consecutive recessive bits to synchronize to the CAN bus. As a consequence, it does not receive the frame that woke it up. Table 24-23 details the effect of SLF_WAK and WAK_MSK upon wake-up from stop mode. Wake-up from stop mode only works when both bits are set to 1.

Table 24-23. Wake-up from Stop Mode

SLF_WAK	WAK_MSK	Core Clocks Enabled	Wake-up Interrupt Generated
0	0	No	No
0	1	No	No
1	0	No	No
1	1	Yes	Yes

The sensitivity to CAN bus activity can be modified by applying a low-pass filter function to the Rx CAN input line while in stop mode. See the WAK_SRC bit in Section 24.3.2.1, “Module Configuration Register (MCR). This feature can be used to protect FlexCAN from waking up due to short glitches on the CAN bus lines. Such glitches can result from electromagnetic interference within noisy environments.

24.4.10 Interrupts

The module can generate up to 70 interrupt sources (64 interrupts due to message buffers and 6 interrupts due to ORed interrupts from message buffers, bus-off, error, Tx warning, Rx warning, and wake-up). Each of the message buffers can be an interrupt source, if its corresponding IMASK bit is set. There is no distinction between Tx and Rx interrupts for a particular buffer, under the assumption that the buffer is initialized for either transmission or reception. Each of the buffers has assigned a flag bit in the interrupt flag registers. The bit is set when the corresponding buffer completes a successful transmission/reception and is cleared when the ARM writes a 1 to it (unless another interrupt is generated at the same time).

NOTE

It must be guaranteed that the ARM only clears the bit causing the current interrupt. For this reason, bit manipulation instructions (BSET) must not be used to clear interrupt flags. These instructions can cause accidental clearing of interrupt flags which are set after entering the current interrupt service routine.

If the Rx FIFO is enabled (bit FEN of MCR is set to 1), the interrupts corresponding to message buffers 0–7 have a different behavior. Bit 7 of the IFLAG1 becomes the “FIFO Overflow” flag; bit 6 becomes the FIFO warning flag, bit 5 becomes the “Frames Available in FIFO flag” and bits 4–0 are unused. See Section 24.3.2.12, “Interrupt Flags 1 Register (IFLAG1),” for more information.

A combined interrupt for all message buffers is generated by an OR of all the interrupt sources from message buffer 0–7. This interrupt gets generated when any of the message buffers generates an interrupt. In this case the ARM must read the interrupt flag registers to determine which message buffer caused the interrupt.

The other five interrupt sources (bus-off, error, Tx warning, Rx warning, and wake up) generate interrupts like the message buffer ones, and can be read from the error and status register. The bus-off, error, Tx warning, and Rx warning interrupt mask bits are located in the control register, and the wake-up interrupt mask bit is located in the MCR.

24.5 Initialization/Application Information

This section provide instructions for initializing the FlexCAN module.

24.5.1 FlexCAN Initialization Sequence

The FlexCAN module can be reset in two ways:

- Core-level hard reset, which resets all memory mapped registers asynchronously
- SOFT_RST bit in the MCR, which resets some of the memory mapped registers synchronously (see Table 24-2 to see what registers are affected by soft reset)

Soft reset is synchronous and has to follow an internal request/acknowledge procedure across clock domains. Therefore, it can take some time to fully propagate its effects. The SOFT_RST bit remains set while soft reset is pending, so software can poll this bit to know when the reset has completed. Also, soft

reset cannot be applied while clocks are shut down in any of the low-power modes. The low-power mode must be exited and the clocks resumed before applying soft reset.

The clock source (CLK_SRC bit) must be selected while the module is in disable mode. After the clock source is selected and the module is enabled (MDIS bit cleared), FlexCAN automatically goes to freeze mode. In freeze mode, FlexCAN is un-synchronized to the CAN bus, the HALT and FRZ bits in the MCR are set, the internal state machines are disabled and the FRZ_ACK and NOT_RDY bits in the MCR are set. The Tx signal is in recessive state and FlexCAN does not initiate any transmission or reception of CAN frames. The message buffers and the Rx individual mask registers are not affected by reset, so they are not automatically initialized.

For any configuration change/initialization it is required that FlexCAN is put into freeze mode (see Section 24.4.9.1, “Freeze Mode”). The following is a generic initialization sequence applicable to the FlexCAN module:

1. Initialize the module configuration register
   - Enable the individual filtering per message buffer and reception queue features by setting the BCC bit
   - Enable the warning interrupts by setting the WRN_EN bit
   - If required, disable frame self reception by setting the SRX_DIS bit
   - Enable the FIFO by setting the FEN bit
   - Enable the abort mechanism by setting the AEN bit
   - Enable the local priority feature by setting the LPRIO_EN bit
2. Initialize the control register
   - Determine the bit timing parameters: PROPSEG, PSEG1, PSEG2, RJW
   - Determine the bit rate by programming the PRESDIV field
   - Determine the internal arbitration mode (LBUF bit)
3. Initialize the message buffers
   - The control and status word of all message buffers must be initialized
   - If FIFO was enabled, the 8-entry ID table must be initialized
   - Other entries in each message buffer must be initialized as required
4. Initialize the Rx individual mask registers
5. Set required interrupt mask bits in the IMASK registers (for all message-buffer interrupts), in the CTRL register (for bus-off and error interrupts) and in the MCR for wake-up interrupt
6. Clear the HALT bit in the MCR

Starting with the last event, FlexCAN attempts to synchronize to the CAN bus.

Chapter 25
General Purpose Input/Output Module (GPIO)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

25.1 Overview

The general purpose input/output (GPIO) module provides 32 dedicated general-purpose one-bit contacts that can be individually configured as either inputs or outputs. Contacts configured as outputs reflect internal register values, and those configured as inputs can be detected by reading internal registers.

Figure 25-1 is a top-level diagram of the GPIO module.



Figure 25-1. GPIO Module Diagram

The GPIO functionality is provided through eight registers, an edge-detect circuit, and interrupt generation logic. The eight registers, described in detail in Section 25.3.3, “Register Descriptions”, include the following:

- Data register (DR)
- GPIO direction register (GDIR)
- Pad sample register (PSR)
- Interrupt control registers (ICR1, ICR2)

- Edge select register (EDGE_SEL)
- Interrupt mask register (IMR)
- Interrupt status register (ISR)

Each GPIO input has a dedicated edge-detect circuit that can be configured through software to detect rising edges, falling edges, logic low-levels or logic high-levels on the input signals. GPIO edge detection is described further in Section 25.4.2, “Interrupt Control Unit”. The outputs of the edge detect circuits are optionally masked by setting the corresponding bit in the interrupt mask register (IMR). These qualified outputs are ORed together to generate three one-bit interrupt lines as follows:

- ipi_gpio_int_31_16: OR of 16 high interrupts
- ipi_gpio_int_15_0: OR of 16 low interrupts
- ipi_gpio_int: OR of all 32 interrupts

In addition, the 32-bit signal ipi_gpio_int32 gives the user access to all 32 individual interrupts.

25.1.1 Features

The GPIO includes the following features:

- General purpose input/output logic capabilities:
  - Drives specific data to output using the data register (DR)
  - Controls the direction of the signal using the GPIO direction register (GDR)
  - Enables the core to sample the status of the corresponding inputs by reading the pad sample register (PSR).
- GPIO interrupt capabilities:
  - Supports up to 32 interrupts
  - Identifies interrupt edges
  - Generates three active-high interrupts to the SoC interrupt controller

25.2 External Signal Description

In addition to the IP bus interface, the GPIO has the signals listed in Table 25-1.

Table 25-1. External Signal Properties

Name	Function	Reset	Pull Up
ipp_do_gpio_gdir	GPIO direction signal. Controls the direction of the GPIO signal if the I/O multiplexer (IOMUX) is in GPIO mode. 0 GPIO signal is configured as input. 1 GPIO signal is configured as output.	0	—
ipp_do_gpio_dr	GPIO data signal—reflects GPIO data register values. If the IOMUX is in GPIO mode and the corresponding direction bit is set to output, this signal is driven to the I/O interface.	0	—
ipp_ind_g_in	GPIO input line from the IOMUX.	0	—

Table 25-1. External Signal Properties (Continued)

Name	Function	Reset	Pull Up
ipi_gpio_int31_16	GPIO outputs functioning as interrupt—MSB OR'ed interrupts. One-bit interrupt OR of 16 high interrupts.	0	—
ipi_gpio_int15_0	GPIO outputs functioning as interrupt—LSB OR'ed interrupts. One-bit interrupt OR of 16 low interrupts.	0	—
ipi_gpio_int	GPIO outputs functioning as interrupt—OR'ed interrupts. One-bit interrupt OR of 32 interrupts.	0	—
ipi_gpio_int32	GPIO outputs functioning as interrupts—32-bit, all interrupt out.	0	—
ipg_clk_s	Unique GPIO input clock, derived from ipg_clk and gated by the module enable signal. The clock is only active when GPIO is accessed.	—	—

25.3 Memory Map and Register Definition

This section includes the module memory map and detailed descriptions of all registers. There are eight 32-bit GPIO registers. All registers are accessible from the IP interface. Only 32-bit accesses are supported: non–32-bit read accesses return 32 bits, and non–32-bit write accesses are ignored.

25.3.1 Memory Map

Table 25-2 is the GPIO memory map. For the base address of a particular module instantiation, see the system memory map.

Table 25-2. GPIO Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (DR)	GPIO data register	R/W	0X0000_0000	25.3.3.1/25-5
0x0004 (GDIR)	GPIO direction register	R/W	0X0000_0000	25.3.3.2/25-6
0x0008 (PSR)	GPIO pad status register	Read-only	0X0000_0000	25.3.3.3/25-7
0x000C (ICR1)	GPIO interrupt configuration register1	R/W	0X0000_0000	25.3.3.4/25-8
0x0010 (ICR2)	GPIO interrupt configuration register2	R/W	0X0000_0000	25.3.3.5/25-8
0x0014 (IMR)	GPIO interrupt mask register	R/W	0X0000_0000	25.3.3.6/25-9
0x0018 (ISR)	GPIO interrupt status register	R/W	0X0000_0000	25.3.3.7/25-10
0x001C (EDGE_SEL)	GPIO edge select register	R/W	0X0000_0000	25.3.3.8/25-10

25.3.2 Register Summary

The following definitions serve as a key for the register summary and individual register diagrams.



Figure 25-2. Key to Register Fields

Table 25-3 provides a key for register figures and the register summary table.

Table 25-3. Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero (previously labeled slfclr).
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 25-4 shows the GPIO register summary.

Table 25-4. GPIO Register Summary

Offset (and Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (DR)	R	DR[31:16]															
	W																
	R	DR[15:0]															
	W																
0x0004 (GDIR)	R	GDIR[31:16]															
	W																
	R	GDIR[15:0]															
	W																

Table 25-4. GPIO Register Summary (Continued)

Offset (and Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0008 (PSR)	R	PSR[31:16]															
	W																
	R	PSR[15:0]															
	W																
0x000C (ICR1)	R	ICR15			ICR14			ICR13			ICR12			ICR11			ICR10
	W																
	R	ICR9			ICR8			ICR7			ICR6			ICR5			ICR4
	W																
0x0010 (ICR2)	R	ICR31			ICR30			ICR29			ICR28			ICR27			ICR26
	W																
	R	ICR25			ICR24			ICR23			ICR22			ICR21			ICR20
	W																
0x0014 (IMR)	R	IMR[31:16]															
	W																
	R	IMR[15:0]															
	W																
0x0018 (ISR)	R	ISR[31:16]															
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	ISR[15:0]															
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
0x001C (EDGE_SEL)	R	EDGE_SEL[31:16]															
	W																
	R	EDGE_SEL[15:0]															
	W																

25.3.3 Register Descriptions

This section contains the detailed descriptions for the GPIO registers.

25.3.3.1 GPIO Data Register (DR)

The 32-bit GPIO DR register stores data that is ready to be driven to the output lines. If the I/O multiplexer (IOMUX) is in GPIO mode and a given GPIO direction bit is set, then the corresponding DR bit is driven to the output. If a given GPIO direction bit is cleared, then a read of DR reflects the value of the corresponding signal. Read accesses automatically include two wait states to guarantee synchronization.

The results of a read of a DR bit depends on the IOMUX input mode settings and the corresponding GDIR bit as follows:

- If GDIR[*n*] is set to 1 and the IOMUX input mode is GPIO, then reading DR[*n*] returns the contents of DR[*n*].
- If GDIR[*n*] is cleared and the IOMUX input mode is GPIO, then reading DR[*n*] returns the corresponding input signal's value.
- If GDIR[*n*] is set to 1 and the IOMUX input mode is not GPIO, then reading DR[*n*] returns the contents of DR[*n*].
- If GDIR[*n*] is cleared and the IOMUX input mode is not GPIO, then reading DR[*n*] always returns zero.

Figure 25-3 shows the DR fields, and Table 25-5 shows the register's field descriptions.

Offset 0x0000 (DR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DR[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DR[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-3. GPIO Data Register (DR)

Table 25-5. DR Field Descriptions

Field	Description
31–0 DR	Data bits. This register defines the value of the GPIO output when the signal is configured as an output (GDIR[*n*]=1). Writes to this register are stored in a register. Reading DR returns the value stored in the register if the signal is configured as an output (GDIR[*n*]=1), or the input signal's value if configured as an input (GDIR[*n*]=0). **Note:** The IOMUX must be configured to GPIO mode for the DR value to connect with the signal. Reading the data register with the input path disabled always returns a zero value.

25.3.3.2 GPIO Direction Register (GDIR)

GDIR functions as direction control when the IOMUX is in GPIO mode. Each bit specifies the direction of a one-bit signal. The mapping of each DIR bit to a corresponding SoC signal is determined by the SoC's pin assignment and the IOMUX table; for more details, see Chapter 4, "External Signals and Pin Multiplexing.

Figure 25-4 shows the GDIR fields, and Table 25-6 shows the register's field descriptions.

Offset 0x0004 (GDIR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	GDIR[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	GDIR[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-4. GPIO Direction Register (GDIR)

Table 25-6. GDIR Field Descriptions

Field	Description
31–0 GDIR	GPIO direction bits. Bit *n* of this register defines the direction of the GPIO[*n*] signal as follows: 0 GPIO[*n*] is configured as input. 1 GPIO[*n*] is configured as output. **Note:** GDIR only affects the direction of the I/O signal when the corresponding bit in the IOMUX is configured for GPIO.

25.3.3.3 GPIO Pad Status Register (PSR)

Each read-only bit of the PSR stores the value of the corresponding input signal (as configured in the IOMUX). This register is clocked with the ipg_clk_s clock, so that the input signal is sampled only when accessing this location. PSR reads automatically include two wait states to guarantee synchronization.

Figure 25-5 shows the PSR fields, and Table 25-7 shows the register's field descriptions.

Offset 0x0008 (PSR) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	PSR[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PSR[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-5. GPIO Pad Status Register (PSR)

Table 25-7. PSR Field Descriptions

Field	Description
31–0 PSR	GPIO pad status bits (status bits). Reading PSR returns the state of the corresponding input signal. **Note:** The IOMUX must be configured to GPIO mode for PSR to reflect the state of the corresponding signal. Otherwise the register shows the default values as set by the IOMUX.

25.3.3.4 GPIO Interrupt Configuration Register1 (ICR1)

ICR1 contains 16 two-bit fields, where each field specifies the interrupt configuration for a different input signal. Figure 25-6 shows the ICR1 fields, and Table 25-8 shows the register's field descriptions.

NOTE

The input signal configurations specified by ICR1 are overridden by setting bits in EDGE_SEL register. For more information, see Section 25.3.3.8, "GPIO Edge Select Register (EDGE_SEL)."

Offset 0x000C (ICR1) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	ICR15		ICR14		ICR13		ICR12		ICR11		ICR10		ICR9		ICR8	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ICR7		ICR6		ICR5		ICR4		ICR3		ICR2		ICR1		ICR0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-6. GPIO Interrupt Configuration Register1 (ICR1)

Table 25-8. ICR1 Field Descriptions

Field	Description
31–0 ICR15–ICR0	Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for lines 15 to 0. Bits ICR*n*[1:0] determine the interrupt condition for signal *n* as follows: 00 Interrupt *n* is low-level sensitive. 01 Interrupt *n* is high-level sensitive. 10 Interrupt *n* is rising-edge sensitive. 11 Interrupt *n* is falling-edge sensitive.

25.3.3.5 GPIO Interrupt Configuration Register2 (ICR2)

ICR2 contains 16 two-bit fields, where each field specifies the interrupt configuration for a different input signal. Figure 25-7 shows the ICR2 fields, and Table 25-9 shows the register's field descriptions.

NOTE

The input signal configurations specified by ICR2 are overridden by setting bits in EDGE_SEL register. For more information, see Section 25.3.3.8, "GPIO Edge Select Register (EDGE_SEL)."

Offset 0x0010 (ICR2) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	ICR31		ICR30		ICR29		ICR28		ICR27		ICR26		ICR25		ICR24	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ICR23		ICR22		ICR21		ICR20		ICR19		ICR18		ICR17		ICR16	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Figure 25-7. GPIO Interrupt Configuration Register2 (ICR2)

Table 25-9. ICR2 Field Descriptions

Field	Description
31–0 ICR31–ICR16	Interrupt configuration 2 fields. These fields control the active condition of the interrupt function for lines 31 to 16. Bits ICR*n*[1:0] determine the interrupt condition for signal *n* as follows: 00 Interrupt *n* is low-level sensitive. 01 Interrupt *n* is high-level sensitive. 10 Interrupt *n* is rising-edge sensitive. 11 Interrupt *n* is falling-edge sensitive.

25.3.3.6 GPIO Interrupt Mask Register (IMR)

IMR contains masking bits for each interrupt line. Figure 25-8 shows the IMR fields, and Table 25-10 shows the register's field descriptions.

Offset 0x0014 (IMR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	IMR[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	IMR[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-8. GPIO Interrupt Mask Register (IMR)

Table 25-10. IMR Field Descriptions

Field	Description
31–0 IMR	Interrupt mask bits. This register is used to enable or disable the interrupt function on each of the 32 GPIO signals. Bit IMR[*n*] (n=0...31) controls interrupt *n* as follows: 0 Interrupt *n* is disabled. 1 Interrupt *n* is enabled.

25.3.3.7 GPIO Interrupt Status Register (ISR)

The ISR functions as an interrupt status indicator. Each bit indicates whether an interrupt condition is met for the corresponding input signal. When an interrupt condition is met (as determined by the corresponding interrupt condition register field), the corresponding bit in this register is set. Read accesses automatically include two wait states to ensure synchronization. One wait state is included for reset. To make sure the ISR register contents can be read out correctly, software should read the register two times. Figure 25-9 shows the ISR fields, and Table 25-11 shows the register's field descriptions.

Offset 0x0018 (ISR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ISR[31:16]															
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ISR[15:0]															
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-9. GPIO Interrupt Status Register (ISR)

Table 25-11. ISR Field Descriptions

Field	Description
31–0 ISR	Interrupt status bits. Bit *n* of this register is set to 1 when the active condition (as determined by the corresponding ICR bit) is detected on the GPIO input and is waiting for service. The value of this register is independent of the value in IMR. When the active condition has been detected, the corresponding bit remains set until cleared by software (by writing 1 to the bit).

25.3.3.8 GPIO Edge Select Register (EDGE_SEL)

EDGE_SEL can be used to override the interrupt configurations specified in the ICR1 and ICR2 registers. If the EDGE_SEL bit is set, then a rising edge or falling edge in the corresponding signal generates an interrupt. This register provides backward compatibility. On reset all bits are cleared, so that the ICR registers are not overridden.

Figure 25-7 shows the EDGE_SEL fields, and Table 25-9 shows the register's field descriptions.

Offset 0x001C (EDGE_SEL) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	EDGE_SEL[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	EDGE_SEL[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 25-10. GPIO Edge Select Register (EDGE_SEL)

Table 25-12. EDGE_SEL Field Descriptions

Field	Description
31–0 EDGE_SEL	Edge select. When EDGE_SEL[*n*] is set, the GPIO disregards the ICR[*n*] setting, and detects any edge on the corresponding input signal.

25.4 GPIO Functional Description

25.4.1 Input/Output Signal Function

A GPIO signal can operate as a general-purpose input/output when the IOMUX is set to GPIO mode. Each GPIO signal can be independently configured as either an input or an output using the GPIO direction register (GDIR). When configured as an output (GDIR bit set to 1), the value in the data bit in the GPIO data register (DR) is driven on the corresponding GPIO line. When a signal is configured as an input (GDIR bit is cleared), the state of the input can be read from the corresponding PSR bit.

25.4.2 Interrupt Control Unit

In addition to the general-purpose input/output function, the edge-detect logic in the GPIO peripheral reflects whether a transition has occurred on a given GPIO signal that is configured as an input (GDIR bit is cleared). The interrupt control registers (ICR1 and ICR2) may be used to independently configure the interrupt condition of each input signal (low-to-high transition, high-to-low transition, low, or high). For information about the ICR1 and ICR2 settings, see Section 25.3.3.4, “GPIO Interrupt Configuration Register1 (ICR1)” and Section 25.3.3.5, “GPIO Interrupt Configuration Register2 (ICR2)”.

The interrupt control unit is built of 32 interrupt control subunits, where each subunit handles a single interrupt line.

25.5 Initialization/Application Information

This section provides initialization and application information for the GPIO.

25.5.1 GPIO Read Mode

The programming sequence for reading input signals is as follows:

1. Configure IOMUX to select GPIO mode (via IOMUXC).
2. Configure the GPIO direction register (GDR) to input.
3. Read value from the data register or pad status register.

A pseudocode description to read [input3:input0] values is as follows:

```
write sw_mux_ctl_<input0>_<input1>_<input2>_<input3>, 32'h00000000 // SET INPUTS TO GPIO MODE.
write GDIR[31:4,input3_bit, input2_bit, input1_bit, input0_bit,] 32'hxxxxxxx0 // SET GDIR TO
INPUT.
read DR                                                          // READ INPUT VALUE FROM DR.
read PSR                                                        // READ INPUT VALUE FROM PSR.
```

NOTE

While the GPIO direction is set to input (GDIR[*n*] bit is cleared), a read access to DR[*n*] does not return DR[*n*] data. Instead, it returns the PSR[*n*] data, which is the corresponding input signal value.

25.5.2 GPIO Write Mode

The programming sequence for driving output signals should be as follows:

1. Configure IOMUX to select GPIO mode (via IOMUXC).
2. Configure GPIO direction register (GDR) to output.
3. Write value to data register (DR).

A pseudocode description to drive 4'b0101 on [output3:output0] is as follows:

```
write sw_mux_ctl_<output0>_<output1>_<output2>_<output3>, 32'h00000000         // SET OUTPUTS
TO GPIO MODE.
write GDIR[31:4,output3_bit,output2_bit, output1_bit, output0_bit,] 32'hxxxxxxxF // SET GDIR
TO OUTPUT.
write DR, 32'hxxxxxxx5                                                  // WRITE OUTPUT VALUE TO DR.
read_cmp PSR, 32'hxxxxxxx5                                          // READ OUTPUT VALUE FROM PSR ONLY.
```

NOTE

While the GPIO direction is set to output (GDIR[*n*] bit is set to 1), the real internal value can only be verified through the PSR[*n*], and not through the DR[*n*].

Chapter 26
General Purpose Timer (GPT)

Figure 26-1 shows the block diagram of the general purpose timer (GPT).



Figure 26-1. General Purpose Timer (GPT) Block Diagram

Figure 26-2 shows the GPT functional clocking scheme.



Figure 26-2. GPT Counter Clocks Diagram

26.1 Overview

The general purpose timer (GPT) has a 32-bit upcounter, whose value can be captured when triggered by an external event. The capture trigger can be programmed to be a rising or/and falling edge. The GPT can also assert multiple compare event signals and interrupts when the timer reaches a programmed value. A 12-bit prescaler provides a programmable clock frequency derived from multiple clock sources.

26.2 Features

- One 32-bit upcounter with clock source selection, including external clock.
- Two input capture channels with programmable trigger edge.
- Three output compare channels with programmable output mode. Forced compare feature also available.
- Can be programmed to be active in low-power and debug modes
- Interrupt generation at capture, compare, rollover events.
- Free-running or restart modes for counter operation.

26.3 Modes of Operation

The GPT can be programmed (via the control register) to run in free-running or restart modes:

- In free-running mode, the counter is not reset when a compare event occurs on any of the three compare channels (ipp_do_cmp1–3). The counter continues up to 0xFFFF_FFFF, then rolls over to 0x0000_0000.
- In restart mode compare channels 2 and 3 behave as in free-running mode, but channel 1 behaves differently. When the counter reaches the compared value for channel 1 it resets and restarts from 0x0000_0000. Any write access to the compare register of channel 1 results in the GPT counter being reset.

26.4 External Signals

Table 26-1 describes all GPT signals that connect off-chip. These signals are described in the following subsections.

Table 26-1. External Signal Description

Name	Direction	Function	Reset State	Pull up
ipp_ind_clkin	Input	External clock on which counter can be run	-	Passive Hysteresis
ipp_ind_capin1	Input	Capture event for capture channel 1	-	Passive
ipp_ind_capin2	Input	Capture event for capture channel 2	-	Passive
ipp_do_cmpout1	Output	Indicator for compare event occurrence in compare channel 1	0	Passive
ipp_do_cmpout2	Output	Indicator for compare event occurrence in compare channel 2	0	Passive
ipp_do_cmpout3	Output	Indicator for compare event occurrence in compare channel 3	0	Passive

26.4.1 External Clock Input (ipp_ind_clkin)

The GPT counter can be run on an external clock from outside the chip; this is the input signal from the clock. This clock is treated as asynchronous to ipg_clk. To function properly, its frequency must be less than 1/4 of the ipg_clk frequency for GPT. This pin has hysteresis characteristics, as this is a clock input.

26.4.2 Input Capture Trigger Signals (ipp_ind_capin[1:2])

The GPT counter value can be stored into a register with an event from outside the chip. A positive or/and negative edge on these signals can trigger this capture event. These signals are treated as asynchronous to ipg_clk. Only those transitions which occur at least a single clock cycle (clock selected to run the counter) after the previous recorded transition are guaranteed to trigger a capture event.

26.4.3 Output Compare Signals (ipp_do_cmpout[1:3])

These signals show the occurrence of output compare event through a specified transition.

26.5 Memory Map and Register Definition

This section includes the module memory map and detailed descriptions of all registers.

The GPT has 10 user-accessible 32-bit registers, which are used to configure, operate and monitor the state of the GPT.

NOTE

- IP Bus write accesses to the GPT control register and GPT output compare register1 result in one cycle of wait state (ips_xfr_wait high for 1 cycle), while other valid IP bus accesses have no wait states.
- Irrespective of resp_sel signal value, a write access to the read-only registers (GPTICR1, GPTICR2, GPTCNT) generates a bus exception (ips_xfr_err signal is asserted). If resp_sel is driven low then a read or

write access to the unimplemented address space of GPT (address offset greater than 0x0028) generates a bus exception (ips_xfr_err signal is asserted). If resp_sel is driven high, then read or write access to the unimplemented address space of GPT does not create any error response.

26.5.1 Memory Map

Table 26-2 shows the GPT register memory map. For the base address of a particular module instantiation, see the system memory map.

Table 26-2. GPT Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (GPTCR)	GPT control register	R/W	0x0000_0000	26.5.2.1/26-7
0x0004 (GPTPR)	GPT prescaler register	R/W	0x0000_0000	26.5.2.2/26-10
0x0008 (GPTSR)	GPT status register	R/W	0x0000_0000	26.5.2.3/26-10
0x000C (GPTIR)	GPT interrupt register	R/W	0x0000_0000	26.5.2.4/26-11
0x0010 (GPTOCR1)	GPT output compare register 1	R/W	0xFFFF_FFFF	26.5.2.5/26-12
0x0014 (GPTOCR2)	GPT output compare register 2	R/W	0xFFFF_FFFF	26.5.2.6/26-13
0x0018 (GPTOCR3)	GPT output compare register 3	R/W	0xFFFF_FFFF	26.5.2.7/26-14
0x001C (GPTICR1)	GPT input capture register 1	Read-only	0x0000_0000	26.5.2.8/26-14
0x0020 (GPTICR2)	GPT input capture register 2	Read-only	0x0000_0000	26.5.2.9/26-15
0x0024 (GPTCNT)	GPT counter register	Read-only	0x0000_0000	26.5.2.10/26-16

26.5.2 Register Summary

Figure 26-3 shows the key to the register fields and Table 26-4 shows the register figure conventions.



Figure 26-3. Key to Register Fields

Table 26-3. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.

Table 26-3. Register Figure Conventions

Convention	Description
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 26-4 summarizes the GPT registers.

Detailed Register Descriptions

Table 26-4. GPT Register Summary

Offset (and Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0004 (GPTPR)	R	0	0	0	OM3			OM2			OM1			IM2		IM1	
	W	FO3	FO2	FO1													
	R	0	0	0	0	PRESCALER[11:0]											
	W																
0x0008 (GPTSR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	ROV	IF2	IF1	OF3	OF2	OF1
	W											w1c	w1c	w1c	w1c	w1c	w1c
0x000C (GPTIR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	ROVIE	IF2IE	IF1IE	OF3IE	OF2IE	OF1IE
	W																
0x0010 (GPTOCR1)	R	COMP[31:16]															
	W																
	R	COMP[15:0]															
	W																
0x0014 (GPTOCR2)	R	COMP[31:16]															
	W																
	R	COMP[15:0]															
	W																

Table 26-4. GPT Register Summary (Continued)

Offset (and Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0018 (GPTOCR3)	R	COMP[31:16]															
	W																
	R	COMP[15:0]															
	W																
0x001C (GPTICR1)	R	CAPT[31:16]															
	W																
	R	CAPT[15:0]															
	W																
0x0020 (GPTICR2)	R	CAPT[31:16]															
	W																
	R	CAPT[15:0]															
	W																
0x0024 (GPTCNT)	R	COUNT[31:16]															
	W																
	R	COUNT[15:0]															
	W																

26.5.2.1 GPT Control Register (GPTCR)

The GPTCR is used to program and configure the GPT for appropriate operation and use of its features.An IP bus write access to GPTCR results in a one-cycle wait state, while an IP bus read access has no wait states.

Figure 26-4 shows the register; Table 26-5 provides its field descriptions.

Offset 0x0000 (GPTCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	OM3			OM2			OM1			IM2		IM1	
W	FO3	FO2	FO1													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SWR	0	0	0	0	0	FRR	CLKSRC			STOP EN	RES	WAIT EN	DBG EN	ENM OD	EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-4. GPT Control Register

Table 26-5. Register Field Descriptions

Field	Description
31 FO3	Force output compare channel 3. The bit causes the pin action programmed for the timer output compare 3 pin (according to the bits OM3 in this register). The OF3 flag in the status register is not affected. This bit is self negating and always read as zero. 0 Writing a 0 has no effect. 1 Causes pin action on timer output compare 3 pin, OF3 flag is not set
30 FO2	Force output compare channel 2. The bit causes the pin action programmed for the timer output compare 2 pin (according to the bits OM3 in this register). The OF2 flag in the status register is not affected. This bit is self negating and always read as zero. 0 Writing a 0 has no effect 1 Causes pin action on timer output compare 2 pin, OF2 flag is not set
29 FO1	Force output compare channel 1. The bit causes the pin action programmed for the timer output compare 1pin (according to the bits OM1 in this register). The OF1 flag in the status register is not affected. This bit is self negating and always read as zero. 0 Writing a 0 has no effect 1 Causes pin action on timer output compare 1pin, OF1 flag is not set
28-26 OM3	Output compare channel 3 operating mode. This bit field specifies the response that a compare event generates on the output pin of output compare channel 3. The toggle, clear and set options cause a change in the output pin only on occurrence of a compare event. When OM3 is programmed as 1xx (active low pulse), the output pin is set to one, immediately on the next input clock, and the low pulse occurs when there is a compare event. This low pulse width is input clock wide. Here input clock means clock selected by CLKSRC bits of GPT control register 000 Output disconnected. No response on pin 001 Toggle output pin 010 Clear output pin 011 Set output pin 1xx Generate a active low pulse of one input clock wide on output

Table 26-5. Register Field Descriptions (Continued)

Field	Description
25-23 OM2	Output compare channel 2 operating mode. This bit field specifies the response that a compare event generates on the output pin of output compare channel 2. The toggle, clear and set options cause a change in the output pin only on occurrence of a compare event. When OM2 is programmed as 1xx (active low pulse), the output pin is set to one, immediately on the next input clock, and the low pulse occurs when there is a compare event. This low pulse width is input clock wide. Here input clock means clock selected by CLKSRC bits of GPT Control Register. 000 Output disconnected. No response on pin 001 Toggle output pin 010 Clear output pin 011 Set output pin 1xx Generate a active low pulse of one input clock wide on output
22-20 OM1	Output compare channel 1 operating mode. This bit field specifies the response that a compare event generates on the output pin of output compare channel 1. The toggle, clear, and set, options cause a change in the output pin only on occurrence of a compare event. When OM1 is programmed as 1xx (active low pulse), the output pin is set to one immediately on the next input clock, and the low pulse occurs when there is a compare event. This low pulse width is input clock wide. Here input clock means the clock selected by the CLKSRC bits of the GPT control register. 000 Output disconnected. No response on pin 001 Toggle output pin 010 Clear output pin 011 Set output pin 1xx Generate a active low pulse of one input clock wide on output
19-18 IM2	Input capture channel 2 operating mode. This bit field determines the transition on the input pin for input capture channel 2 which triggers a capture event. 00 Capture disabled 01 Capture on rising edge only 10 Capture on falling edge only 11 Capture on both edges
17-16 IM1	Input capture channel 1 operating mode. This bit field determines the transition on the input pin for input capture channel 1 which triggers a capture event. 00 Capture disabled 01 Capture on rising edge only 10 Capture on falling edge only 11 Capture on both edges
15 SWR	Software reset. This is the software reset of the GPT module. It is a self clearing bit. This bit is set when the module is in reset state and is cleared when the reset procedure is over. Setting this bit resets all the registers to their default reset values except for the EN, ENMOD, STOPEN, WAITEN and DBGEN bits in this control register. 0 GPT is not in reset state 1 GPT is in reset state
14-10 RESERVED	Reserved bits. These are reserved bits and writing a value does not affect the functionality of GPT. These reserved bits are always read as zero. It is recommended that all writes to these bits be 0 for forward compatibility.
9 FRR	Free-running or restart mode. This bit determines the behavior of the GPT on compare event in channel 1. In restart mode the counter resets to 0x0000_0000 and resumes counting after the occurrence of a compare event. In freerun mode, after a compare event the counter continues counting till 0xFFFF_FFFF and then rolls over to 0. 0 Restart mode 1 Freerun mode

Table 26-5. Register Field Descriptions (Continued)

Field	Description
8-6 CLKSRC	Clock source select. These bits selects which clock goes to the prescaler and subsequently be used to run the GPT counter. This bit field value should only be changed after disabling the GPT by clearing the EN bit in this register. For other programming requirements while changing clock source, see Section 26.7.1, "Change of Clock Source". 000 No clock 001 ipg_clk 010 ipg_clk_highfreq 011 ipp_ind_clkin (external clock from pad) 1xx ipg_clk_32k
5 STOPEN	GPT stop mode enable. This read/write control bit enables the operation of the GPT during stop mode. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 GPT is disabled in stop mode 1 GPT is enabled in stop mode
4 RESERVED	Reserved bit This is reserved bit and writing a value does not affect the functionality of GPT. Reading this bit returns the last written value.
3 WAITEN	GPT wait mode enable. This read/write control bit enables the operation of the GPT during wait mode. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 GPT is disabled in wait mode 1 GPT is enabled in wait mode
2 DBGEN	GPT debug mode enable. This read/write control bit enables the operation of the GPT during debug mode. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 GPT is disabled in debug mode 1 GPT is enabled in debug mode
1 ENMOD	GPT enable mode. When GPT is disabled (EN=0), then both main counter and prescaler counter freeze their current count values. ENMOD bit determines the value of GPT counter when EN bit is set and Counter is enabled again. If ENMOD bit is set, then both the main counter and prescaler counter value is reset to 0 on enabling GPT again (EN=1). If ENMOD bit is programmed to 0, then both the main counter & prescaler counter restart counting from their frozen values on enabling GPT again (EN=1). If GPT is programmed to be disabled in a low-power mode (STOP/WAIT), then both the main counter and the prescaler counter freeze at their current count values when GPT enters low-power mode. When GPT exits the low-power mode, both main counter and prescaler counter start counting from their frozen values irrespective of the ENMOD bit. Setting the SWR bit clears the counter value regardless of the value of EN or ENMOD bits. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 GPT counter retain its value when it is disabled 1 GPT counter value is reset to 0 when it is disabled
0 EN	GPT Enable. This bit is the module enable bit. It is recommended that all registers be properly programmed before setting this bit. This bit is reset by a hardware reset. A software reset does not affect this bit. 0 GPT is disabled 1 GPT is enabled

26.5.2.2 GPT Prescaler Register (GPTPR)

The GPTPR contains bits that determine the divide value of the clock that runs the counter. Figure 26-5 shows the register; Table 26-6 provides its field descriptions.

Offset 0x0004 (GPTPR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	PRESCALER											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-5. GPT Prescaler Register

Table 26-6. Register Field Descriptions

Field	Description
31-12 RESERVED	Reserved bits. These are reserved bits and writing a value does not affect the functionality of GPT. These reserved bits are always read as zero.
11-0 PRESCALER	Prescaler bits. The clock selected by the CLKSRC field is divided by [PRESCALER + 1] and then used to run the counter. A change in the value of the PRESCALER bits result in Prescaler counter to reset & new count period to start immediately. See Figure 1-13.for timing diagram. 0x000 Divide by 1 0x001 Divide by 2 .... 0xFFF Divide by 4096

26.5.2.3 GPT Status Register (GPTSR)

The GPTSR contains bits that indicate the occurrence of rollover of the counter and any event on input capture and output compare channels. The bits are write one to clear.

Figure 26-6 shows the register; Table 26-7 provides its field descriptions.

Offset 0x0008 (GPTSR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	ROV	IF2	IF1	OF3	OF2	OF1
W											w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-6. GPT Status Register

Table 26-7. Register Field Descriptions

Field	Description
31-6 RESERVED	Reserved bits. These are reserved bits and writing a value does not affect the functionality of GPT. These reserved bits are always read as zero.
5 ROV	Rollover Flag. This bit indicates that the counter has reached its maximum possible value and rolled over to 0 from which it continues counting. This bit is only set if the counter has reached 0xFFFF_FFFF in both restart and free-running modes. 0 Rollover not occurred 1 Rollover occurred
4 IF2	Input capture 2 flag. This bit indicates that a capture event has occurred on input capture channel 2. 0 Capture event not occurred 1 Capture event occurred
3 IF1	Input capture 1 flag. This bit indicates that a capture event has occurred on input capture channel 1. 0 Capture event not occurred 1 Capture event occurred
2 OF3	Output compare 3 flag. This bit indicates that a compare event has occurred on output compare channel 3. 0 Compare event not occurred 1 Compare event occurred
1 OF2	Output compare 2 flag. This bit indicates that a compare event has occurred on output compare channel 2. 0 Compare event not occurred 1 Compare event occurred
0 OF1	Output compare 1 flag. This bit indicates that a compare event has occurred on output compare channel 1. 0 Compare event not occurred 1 Compare event occurred

26.5.2.4 GPT Interrupt Register (GPTIR)

The GPTIR contains bits that control the generation of interrupt on rollover, input capture and output compare events.

Figure 26-7 shows the register; Table 26-8 provides its field descriptions.

Offset 0x000C (GPTIR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	ROVIE	IF2IE	IF1IE	OF3IE	OF2IE	OF1IE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-7. GPT Interrupt Register

Table 26-8. Register Field Descriptions

Field	Description
31-6 RESERVED	Reserved bits. These are reserved bits and writing a value does not affect the functionality of GPT. These reserved bits are always read as zero.
5 ROVIE	Rollover interrupt enable. This bit controls the occurrence of rollover interrupt. 0 Interrupt disabled 1 Interrupt enabled
4 IF2IE	Input capture 2 interrupt enable. This bit controls the occurrence of input capture channel 2 interrupt. 0 Interrupt disabled 1 Interrupt enabled
3 IF1IE	Input capture 1 interrupt enable. This bit controls the occurrence of input capture channel 1 interrupt. 0 Interrupt disabled 1 Interrupt enabled
2 OF3IE	Output compare 3 interrupt enable. This bit controls the occurrence of output compare channel 3 interrupt. 0 Interrupt disabled 1 Interrupt enabled
1 OF2IE	Output compare 2 interrupt enable. This bit controls the occurrence of output compare channel 2 interrupt. 0 Interrupt disabled 1 Interrupt enabled
0 OF1IE	Output compare 1 interrupt enable. This bit controls the occurrence of output compare channel 1 interrupt. 0 Interrupt disabled 1 Interrupt enabled

26.5.2.5 GPT Output Compare Register 1 (GPTOCR1)

The GPTOCR1 holds the value that determines when a compare event is generated on output compare channel 1. Any write access to the compare register of channel 1 while in restart mode (FRR=0) results in the GPT counter being reset.

IP Bus Write access to GPTOCR1 results in one cycle of wait state (ips_xfr_wait high for 1 cycle), while IP Bus Read access is with 0 wait state.

Figure 26-8 shows the register; Table 26-9 provides its field descriptions.

Offset 0x0010 (GPTOCR1) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	COMP[31:16]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	COMP[15:0]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 26-8. GPT Output Compare Register 1

Table 26-9. Register Field Descriptions

Field	Description
31-0 COMP	Compare value. When the counter value equals this bit field value a compare event is generated on output compare channel 1.

26.5.2.6 GPT Output Compare Register 2 (GPTOCR2)

The GPTOCR2 holds the value that determines when a compare event is generated on output compare channel 2.

Figure 26-9 shows the register; Table 26-10 provides its field descriptions.

Offset 0x0014 (GPTOCR2) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	COMP[31:16]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	COMP[15:0]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 26-9. GPT Output Compare Register 2

Table 26-10. Register Field Descriptions

Field	Description
31-0 COMP	Compare value. When the counter value equals this bit field value a compare event is generated on output compare channel 2.

26.5.2.7 GPT Output Compare Register 3 (GPTOC3)

The GPTOCR3 holds the value that determines when a compare event is generated on output compare channel 3.

Figure 26-10 shows the register; Table 26-11 provides its field descriptions.

Offset 0x0018 (GPTOCR3) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	COMP[31:16]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	COMP[15:0]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 26-10. GPT Output Compare Register 3

Table 26-11. Register Field Descriptions

Field	Description
31-0 COMP	Compare value. When the counter value equals this bit field value a compare event is generated on output compare channel 2.

26.5.2.8 GPT Input Capture Register 1 (GPTICR1)

The GPTICR1 is a read-only register that contains the counter's value during the last capture event on input capture channel 1.

Offset 0x001C (GPTICR1) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	CAPT[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CAPT[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-11. GPT Input Capture Register 1

Table 26-12. Register Field Descriptions

Field	Description
31-0 CAPT	Capture value. On occurrence of a capture event on Input capture channel 1, the current value of the counter is loaded into this register.

26.5.2.9 GPT Input Capture Register 2 (GPTICR2)

The GPTICR2 is a read-only register that holds the value that was in the counter during the last capture event on input capture channel 2.

Figure 26-12 shows the register; Table 26-13 provides its field descriptions.

Offset 0x0020 (GPTICR2) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	CAPT[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CAPT[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-12. GPT Input Capture Register 2

Table 26-13. Register Field Descriptions

Field	Description
31-0 CAPT	Capture value. On occurrence of a capture event on input capture channel 1, the current value of the counter is loaded into this register.

26.5.2.10 GPT Counter Register (GPTCNT)

The GPTCNT register is the main counter register. It is read-only and can be read without affecting the counting process of the GPT.

Figure 26-13 shows the register; Table 26-14 provides its field descriptions.

Offset 0x0024 (GPTCNT) Access: User read only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	COUNT[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	COUNT[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 26-13. GPT Counter Register

Table 26-14. Register Field Descriptions

Field	Description
31-0 COUNT	Counter value. These bits show the current count value in the counter register.

26.6 Functional Description

26.6.1 Operation

The EN bit of the GPT control register (GPTCR) enables the GPT's 32-bit free-running upcounter. When the EN bit is set to 1, the counter starts immediately: the counter's clock source is the output of the prescaler shown in Figure 26-1.

The STOPEN and WAITEN If GPT is programmed to be disabled in a low-power mode (stop or wait mode), then both the main counter and the prescaler counter freeze at their current count values when GPT enters the low-power mode. When GPT exits low-power mode, both main and prescaler counters start counting from their frozen values, irrespective of the ENMOD bit. GPTCNT can be read at any time by the processor. Both input capture channels use the same counter (GPTCNT).

The SWR bit in the GPTCR can be set to 1 to produce a software reset. All GPT register bits are reset except for EN, ENMOD, STOPEN, WAITEN and DBGEN bits, which are not affected by a software reset. A software reset can be invoked even when the GPT is disabled.

A hardware reset resets all the GPT registers to their respective reset values. All registers reset to 0 except for the output compare registers (GPTOCR1—GPTOCR2), which are reset to 0xFFFF_FFFF.

26.6.1.1 Clocks

The clock that feeds the prescaler can be selected from the following clock inputs.

- High-frequency reference clock (ipg_clk_highfreq)

  This clock is provided (and optionally gated) by the clock controller module (CCM). This clock should be available in low-power mode when the global functional clock (ipg_clk) is turned off. thus allowing the module to run using this clock in low-power mode. In normal mode, the CCM synchronizes this clock to the main high frequency bus clock (AHB clock) and switches to an unsynchronized version in low-power mode.

- Low-frequency reference clock (ipg_clk_32k)

  This 32 kHz clock is provided by the CCM. This clock should be available in low-power mode when the global functional clock is turned off, thus allowing the module to run using this clock in low-power mode. In normal mode, the CCM synchronizes this clock to the main high frequency bus clock (AHB clock) and switches to an unsynchronized version in low-power mode.

- Global functional clock (ipg_clk)

  This clock is typically used in normal operations. In low-power modes, if the module is programmed to be disabled (by clearing the STOPEN, or WAITEN bits), then the peripheral clock can be switched off.

- External clock (ipp_ind_clkin)

  This is the external clock from outside the chip which can be used to run the counter. This clock is treated as asynchronous to ipg_clk and synchronized to ipg_clk inside the module. Thus its frequency is limited to < 1/4 frequency of ipg_clk for proper functioning of the GPT. Also in low-power modes if ipg_clk is not available it cannot be used to run the counter.

The clock input source is determined by the clock source (CLKSRC) field in the control register. The clock input to the prescaler can also be disabled by programming the CLKSRC bits of control register to 000.

NOTE

The CLKSRC value should be changed only after disabling the GPT by clearing the EN bit in the GPTCR. For other programming requirements while changing clock source, see Section 26.7.1, “Change of Clock Source”.

The PRESCALER field is used to select the divide ratio of the input clock that drives the main counter. The prescaler can divide the input clock by any value from 1–4096, and can be changed any time. A change in the value of the PRESCALER field is immediately reflected on its output clock frequency. Figure 26-14 shows the timing associated with a change in PRESCALER’s value



Figure 26-14. PRESCALER Value Change Timing

26.6.1.2 Input Capture

There are two input capture channels and each input capture channel has a dedicated capture pin, capture register and input edge detection/selection logic. Each input capture function has an associated status flag, and can cause the processor to make an interrupt service request. When a selected edge transition occurs on an input capture pin, the contents of the GPTCNT is captured on the corresponding capture register and sets the appropriate interrupt status flag. An interrupt request can be generated when the transition is detected if its corresponding enable bit is set in the interrupt register. The capture can be programmed to occur on the input pin rising edge, falling edge, on both edges or can be disabled completely. The events are synchronized with the clock selected to run the counter. Only those transitions which occur at least a single clock cycle (clock selected to run the counter) after the previous recorded transition are guaranteed to trigger a capture event. There can be up to one clock cycle of uncertainty in latching of the input transition. The input capture registers can be read at any time without affecting their values.



Clk - The clock selected from CLKSRC bit field setting
ipp_ind_capin1 - Pad signal for capture channel 1
Sig - Capture signal as sensed by the module

Figure 26-15. Input Capture Event Timing Diagram

26.6.1.3 Output Compare

The three output compare channels use the same counter (GPTCNT) as the input capture channels. When the programmed content of an output compare register matches the value in GPTCNT, an output compare status flag is set and an interrupt is generated if the corresponding bit is set in the interrupt register. Consequently, the output compare timer pin is set, cleared, toggled, not affected at all or provide an active-low pulse for one input clock period (this is subject to the restriction on the maximum frequency allowed on the pad) according to the mode bits programmed. There also exists a forced-compare feature allowing the software to generate compare event when required without the condition of the counter value being equal to the compare value. The action taken as a result of a forced compare is the same as when an output compare match occurs, except that the status flags are not set and no interrupt can be generated. Forced channels take programmed action immediately after the write to the force-compare bits. These bits are self-negating and always read as zeros.



Figure 26-16. Output Compare and Interrupt Timing Diagram

26.6.1.4 Interrupts

The GPT can generate six different interrupts. All interrupts can be generated in low-power and debug modes if the selected clock for running the counter is available.

- Rollover interrupt

  This interrupt is generated when the GPT counter reaches 0xFFFF_FFFF and resets to 0x0000_0000 and continues counting. The interrupt is enabled by the ROVIE bit in GPTIR and its associated status bit is ROV bit in GPTSR.

- Input capture interrupts (1,2)

  On occurrence of a capture event, interrupts can be generated by each input capture channel. These interrupts are enabled by IF2IE and IF1IE bits in GPTIR, and their associated status bits are IF2 and IF1 in GPTSR register. The capture of the counter value due to a capture event is not affected by a pending capture interrupt. The capture register is updated with the new counter value on occurrence of capture event irrespective of whether that capture channel's interrupt has been serviced or not.

- Output compare interrupts (1,2,3)

  On occurrence of a compare event, interrupts can be generated by each output compare channel. These interrupts are enabled by the OF3IE, OF2IE and OF1IE bits in GPTIR and their associated status bits are OF3, OF2 and OF1 in GPTSR. No interrupt is generated due to a forced compare.

A cumulative interrupt line is also present which is asserted whenever any of the above interrupts are posted. This has no associated enable or status bits.

26.6.1.5 Low-Power Mode Behavior

In low-power modes (stop mode and wait mode) the counter continues to run if the clock from the selected clock source is available (except for ipp_ind_clkin, which can be used only if ipg_clk is available), and if

the control bit for that mode is set. Otherwise the main counter and the prescaler counter freeze at their current values and resume counting from their frozen values when the low-power mode is exited.

26.6.1.6 Debug Mode Behavior

In debug mode, if the DBGEN bit in GPTCR is cleared, then the GPT timer is halted. If the DBGEN bit is set, then the GPT timer continues to run in debug mode.

26.7 Initialization/ Application Information

26.7.1 Change of Clock Source

the CLKSRC field in GPTCR determines the clock source. This field value should be changed only after disabling the GPT (EN=0). Below is the software sequence to be followed when changing clock source.

1. Disable GPT by setting EN=0 in GPTCR.
2. Disable GPT interrupt register (GPTIR).
3. Program OM3,OM2,OM1 to 00 in GPTCR.
4. Change clock source CLKSRC to desired value in GPTCR.
5. Clear the GPT status register (GPTSR) by writing 1’s.
6. Enable GPT interrupt register (GPTIR).
7. Set ENMOD=1 in GPTCR, to bring GPT counter to 0x0000_0000.
8. ENABLE GPT (EN=1) in GPTCR.

Chapter 27
Graphics Processing Unit (GPU)

27.1 Overview

This block guide describes key architectural features of the graphics processing unit (GPU) as well as details of the OpenVG IP customizing and integration in the SoC.

The GPU is an embedded 2D and vector graphics accelerator targeting the OpenVG 1.1 graphics API and feature set. It accelerates 2D bitmap graphics operations, such as BitBlt, fill and raster operations using a separate 2D graphics acceleration unit. Vector graphics rendering is accelerated by a separate anti-aliasing polygon rasterizer, which is connected to the 2D graphics acceleration unit. The core has a rich, but well-chosen set of features, with emphasis being on very high image quality and low memory bandwidth consumption.

The GPU top level block diagram is presented at Figure 27-1.

27.2 GPU Feature List

The following sections describe the functional features of the graphics processor.

27.2.1 Frame Buffer

- Frame buffer sizes supported up to 2048 x 2048
- ARGB4444, RGB565, ARGB1555, ARGB5551, ARGB8888 frame buffer modes
- Configurable ARGB order in frame buffer: ARGB, BGRA, ABGR, RGBA
- Linear and block-based (4x4 pixels) frame buffer modes
- Fast buffer clears
- Support for OpenVG render to Image

27.2.2 2D Bitmap Graphics (Separate 2D Unit)

- BitBlt (surface-to-surface copy)
  - Format conversion from monochrome/ARGB/YUV to ARGB during BitBlt
- Block fill
- Internal 32-bit color precision
- Source bitmap format:
  - 1/4/8-bit monochrome
  - ARGB4444, RGB565, ARGB1555, ARGB5551, ARGB8888

  - Configurable ARGB order: ARGB, BGRA, ABGR, RGBA
  - Packed YUV 4:2:2 formats (FOURCC codes YUY2, UYVY, YVYU), two pixels per 32 bits of data
  - 1-bit bitmap maps to foreground and background colors
  - 4-bit bitmap is optionally gamma corrected to 8-bit alpha values and can be combined with foreground color to draw anti-aliased fonts
- Destination bitmap format:
  - ARGB4444, RGB565, ARGB1555, ARGB5551, ARGB8888, B8, A8, AB88
  - Configurable ARGB order: ARGB, BGRA, ABGR, RGBA
- Supports three source bitmaps for separate mask/pattern/alpha bitmap support plus reading destination for ROP, blend and color key operations
- Supports masking source coordinates for wrapping patterns
- Supports ROP4 (ROP3 with separate ROPs for masked and unmasked pixels) logical operations
- Supports inverting mask and alpha values from source
- Supports destination rotation by 0/90/180/270 degrees
- Supports programmable blending with optional alpha un-premultiply
- Supports per pixel and constant alpha with optional modulation by source color alpha for OpenVG alpha masking
- Supports color keying by source and destination colors, with optional ignoring of alpha channel
- Supports one scissor rectangle for destination coordinates
- Dithering (ordered)
- Color component masking
- sRGB reads and writes
- Non-power of two source and destination bitmap sizes supported (stride must be a multiple of 32-bits)

27.2.3 Vector graphics

- Rasterization of convex and concave polygons with anti-aliasing
- Efficient native polygon rendering (no tessellation to triangles)
- Non-zero and odd-even fill rules
- Primitives supported:
  - Polygons
  - OpenVG path primitives (except Elliptical Arcs): Horizontal/vertical lines, generic lines, curves, smooth curves, moveto, path closing
  - Curve types supported: cubic and quadratic Bézier
  - Strokes with thickness, joints and end caps, unlimited stroke thickness
  - Special case handling of singularities for thick strokes
  - Supports paths with a maximum of 256 crossings along a horizontal or a vertical line

- Input coordinates:
  - Absolute and relative coordinate input in floating point
  - Fixed-point (byte, short, int) and floating-point coordinate input - 0.8, 0.16, 16.16 formats
  - Little- and Big-endian support separately selectable for command stream and data.
- Geometry
  - User to surface transform for vertices and stroke shape
  - Hardware curve tessellation
  - Adjustable accuracy for curve and round cap splitting
  - OpenVG/SVG join types: Miter (with miter limit), round, bevel
  - OpenVG/SVG cap types: Butt, round, square
- Pixel processing:
  - - Programmable gradient and texturing processor
  - Linear and radial gradients (with focal point)
  - Perspective texture mapping with filtering
  - Two textures supported
  - sRGB and pre-multiply support for textures
  - 16-sample anti-aliasing
  - 4x RGSS AA (Rotated Grid Super Sample)
  - Per-pixel alpha-masking
  - Maximum texture size: 1024x1024 pixels
- Vector graphics rendering system CPU load:
  - Display list generation during path creation-commands and vertices are stored to an internal format/buffer, no format conversion is performed
  - Filling or stroking a path only requires a few register writes to start the operation in hardware
  - Display lists are transferred to the vector graphics rasterizer using DMA without CPU interaction

27.3 GPU2D Block Diagram



Figure 27-1. GPU Top Level Block Diagram

27.4 GPU SoC Interface

27.4.1 GPU SoC Integration Top Level Diagram

Figure 27-2 shows the method of connecting the GPU in the i.MX35.



Figure 27-2. GPU System Connectivity

27.4.2 SoC Bus Connection

The GPU has the following two bus interfaces in SoC:

- 32_bit AHB slave bus.

  This port is connected to ARM, it allows access to the control registers and is the command stream input to the GPU. The AHB interface is a fully compatible ARM AMBA AHB bus interface. It has been designed to be compatible with Rev 2.0 of the AMBA specification and it implements the Retry capable Slave part of the specification

- 64_bit AHB master bus

  The external memory master bus is a standard 64_bit AMBA AHB master bus. The GPU memory master port is a 64_bit AXI bus, and there is an AxiTOAhb gasket between the GPU and the EMI. This gasket is located inside the GPU.

27.4.3 AXI to AHB Gasket

A simple parameterized gasket from ARM.

27.5 Clocking Architecture

There is one clock input to the GPU, HCLK, generated in the clock control module. It is not recommend to gate HCLK in run mode.

27.6 Modes of Operation

The GPU supports

- 2D bitmap acceleration mode
- Vector graphic acceleration mode
- Low power mode

27.7 Interrupts

The GPU generates several individual interrupts internally. Each interrupt can be enabled or disabled by changing its own enable bit. Setting the enable bit HIGH enables the corresponding interrupt. The interrupts from all sources in the GPU are combined (ORed) and output as the active LOW gpu2d_int_b interrupt.

27.8 DMA

27.9 Memory Map

The GPU memory map is described in the following sections:

- AHB slave interface
- AHB master memory interface (EMI port).

27.9.1 AHB Slave Interface

Table 27-1 shows the memory map for the AHB Slave Interface port of the GPU. This is based on the GPU occupying slave port 0 of the crossbar.

Table 27-1. GPU Memory Map

Description	Memory Address Base	Memory Address End
Registers	0x2000 0000	0x20000F00

27.9.2 AHB Master Memory Interface (EMI Port)

The GPU can access memory with or without a memory management unit (MMU):

Translation is performed using a table with 8-Kbyte entries, one for each 4-Kbyte page in a 32-Mbyte linear address space.

Chapter 28
Inter IC Module (I2C)

This chapter describes module-level operation and programming of the I^2C module. The chapter is intended for a module driver software developer. To understand how the module is integrated at the SoC level, a system software developer can refer to discussions of the module in the appropriate SoC-level chapter(s).

References: This document assumes an understanding of the following reference:

1. Philips I^2C Bus Specification, Version 2.1

28.1 Overview

The Inter IC (I^2C) module provides functionality of a standard I^2C slave and master. The I^2C module is designed to be compatible with the standard Philips I^2C bus protocol.

I^2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices. The flexible I^2C standard allows additional devices to be connected to the bus for expansion and system development. See the connection diagram in Figure 28-1.



Figure 28-1. Connection of Devices to I^2C Bus

The I^2C interface operates up to 400 Kbps, but it depends on the pin loading and timing characteristics. For pin requirement details, see Philips I^2C Bus Specification, Version 2.1. The I^2C system is a true

multiple-master bus including arbitration and collision detection that prevents data corruption if multiple devices attempt to control the bus simultaneously. This feature supports complex applications with multiprocessor control and can be used for rapid testing and alignment of end products through external connections to an assembly-line computer. Figure 28-2 shows the block diagram of I^{2}C module.



Figure 28-2. I^{2}C Block Diagram

28.1.1 Features

The I^2C module has the following key features:

- Compatibility with I^2C bus standard
- Multiple-master operation
- Software-programmable for one of 64 different serial clock frequencies
- Software-selectable acknowledge bit
- Interrupt-driven, byte-by-byte data transfer
- Arbitration-lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Start and stop signal generation/detection
- Repeated START signal generation
- Acknowledge bit generation/detection
- Bus-busy detection

28.1.2 Modes and Operations

The I^2C module primarily operates in two different functional modes.

28.1.2.1 Standard Mode

In Standard mode, I^2C module supports the data transfer rates up to 100 Kbits/s.

28.1.2.2 Fast Mode

In Fast Mode, data transfer rates up to 400 Kbits/s can be achieved.

As per module operation, there is no special configuration required for Fast and Standard mode. It is the data transfer rate which distinguishes Standard and Fast mode.

28.2 External Signals

Table 28-1 describes all I2C signals that connect off-chip.

For I^2C compliance, all devices connected to the SCL and SDA signals must have open-drain or open-collector outputs. The logic AND function is exercised on both lines with external pull-up resistors.

NOTE

The reset state values and pull-up/down requirements provided in Table 28-1 are from the module-level perspective. To understand how the module is integrated at the SoC level, the system software developer must see discussions of the module in the appropriate SoC-level chapter(s). For example, a module signal that requires a pull-up could be integrated with a pull-up option built into the SoC. In this case, the system software developer must ensure the proper programming at the SoC level.

Table 28-1. Off-Chip Module Signals

Signal	I/O	Description	Reset State[1]	Pull-Up/ Down
SCL	I/O	Serial Clock	1	Active
SDA	I/O	Serial Data	1	Active

1 The reset state values and pull-up/down requirements provided in this table are from the module-level perspective. To understand how the module is integrated at the SoC level, the system software developer must see discussions of the module in the appropriate SoC-level chapter(s). For example, a module signal that requires a pull-up could be integrated with a pull-up option built into the SoC. In this case, the system software developer must ensure the proper programming at the SoC level.

28.3 Memory Map and Register Definition

The I^2C module contains five 16-bit registers. Section 28.3.3, "Register Descriptions" provides the detailed descriptions for all of the I^2C registers.

28.3.1 Memory Map

Table 28-2 is the module memory map. For the base address of a particular module instantiation, see the system memory map.

Table 28-2. Module Memory Map

Base Address Offset	Register	Access	Reset Value	Section/Page
General Registers				
0x0000 (IADR)	I^2C Address Register	R/W	0x0000	28.3.3.1/28-6
0x0004 (IFDR)	I^2C Frequency Divider Register	R/W	0x0000	28.3.3.2/28-6
0x0008 (I2CR)	I^2C Control Register	R/W	0x0000	28.3.3.3/28-7
0x000C (I2SR)	I^2C Status Register	R/W	0x0081	28.3.3.4/28-8
0x0010 (I2DR)	I^2C Data I/O Register	R/W	0x0000	28.3.3.5/28-10

NOTE

Registers at offsets 0x0002, 0x0006, 0x000A, and 0x000E are reserved for future additions.

28.3.2 Register Summary

Table 28-3 is the register summary table.

Table 28-3. Module Register Summary

Base Address Offset (Register Abbreviation)		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (IADR)	R	0	0	0	0	0	0	0	0	ADR							0
	W																

Table 28-3. Module Register Summary (Continued)

Base Address Offset (Register Abbreviation)		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0004 (IFDR)	R	0	0	0	0	0	0	0	0	0	0	IC					
	W																
0x0008 (I2CR)	R	0	0	0	0	0	0	0	0	IEN	IIEN	MSTA	MTX	TXAK	1	0	0
	W														RSTA		
0x000C (I2SR)	R	0	0	0	0	0	0	0	0	ICF	IAAS	IBB	IAL	0	SRW	IIF	RXAK
	W																
0x0010 (I2DR)	R	0	0	0	0	0	0	0	0	DATA							
	W																

28.3.3 Register Descriptions

This section provides detailed descriptions of the module's registers.

Register conventions: Figure 28-3 and Table 28-4 explain conventions used in register diagrams and tables.



Figure 28-3. Register Field Conventions

Table 28-4. General Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
BIT	Bit or field name. Its presence in the read or write row indicates that it can correspondingly be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
rtc	Read to clear. A read-only status bit that is automatically cleared when read.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to 0 (zero).

Table 28-4. General Register Conventions (Continued)

Convention	Description
1	Resets to 1 (one).
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

28.3.3.1 I²C Address Register (IADR)

Figure 28-4 shows the I²C address register. Table 28-5 describes the register fields.



Figure 28-4. I²C Address Register

Table 28-5. I²C Address Register Field Descriptions

Field	Description
15–8	Reserved
7–1 ADR	Slave address. Contains the specific slave address to be used by the I²C module. Slave mode is the default I²C mode for an address match on the bus. **Note:** The IADR holds the address the I²C responds to when addressed as a slave. The slave address is not the address sent on the bus during the address transfer. The register is not reset by a software reset.
0	Reserved

28.3.3.2 I²C Frequency Register (IFDR)

The IFDR provides a programmable prescaler to configure the clock for bit-rate selection. The register does not get reset by software reset. Figure 28-5 shows the I²C Frequency Register. Table 28-6 describes the register fields.



Figure 28-5. I²C Frequency Register

Table 28-6. I²C Frequency Register Field Descriptions

Field	Description
15–6	Reserved
5–0 IC	I²C clock rate. Pre scales the clock for bit-rate selection. Due to potentially slow SCL and SDA rise and fall times, bus signals are sampled at the prescaler frequency. The serial bit clock frequency is equal to Module Clock divided by the divider shown in Table 28-7. **Note:** The IC value should not be changed during the data transfer, however, it can be changed before REPEAT START or START programming sequence in I²C module. The I²C protocol supports bit rates up to 400 kbps. The IC bits need to be programmed in accordance with this constraint.

Table 28-7. IFDR Register Field Values

IC	Divider	IC	Divider	IC	Divider	IC	Divider
0x00	30	0x10	288	0x20	22	0x30	160
0x01	32	0x11	320	0x21	24	0x31	192
0x02	36	0x12	384	0x22	26	0x32	224
0x03	42	0x13	480	0x23	28	0x33	256
0x04	48	0x14	576	0x24	32	0x34	320
0x05	52	0x15	640	0x25	36	0x35	384
0x06	60	0x16	768	0x26	40	0x36	448
0x07	72	0x17	960	0x27	44	0x37	512
0x08	80	0x18	1152	0x28	48	0x38	640
0x09	88	0x19	1280	0x29	56	0x39	768
0x0A	104	0x1A	1536	0x2A	64	0x3A	896
0x0B	128	0x1B	1920	0x2B	72	0x3B	1024
0x0C	144	0x1C	2304	0x2C	80	0x3C	1280
0x0D	160	0x1D	2560	0x2D	96	0x3D	1536
0x0E	192	0x1E	3072	0x2E	112	0x3E	1792
0x0F	240	0x1F	3840	0x2F	128	0x3F	2048

28.3.3.3 I²C Control Register (I2CR)

The I2CR is used to enable the I²C module and the I²C interrupt. It also contains bits that govern operation as a slave or a master. Figure 28-6 shows the I²C control register. Table 28-8 describes the register fields.

0x0008 (I2CR) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	IEN	IIEN	MSTA	MTX	TXAK	0	0	0
W														RSTA		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-6. I²C Control Register

Table 28-8. I²C Control Register Field Descriptions

Field	Description
15–8	Reserved
7 IEN	I²C enable. Also controls the software reset of the entire I²C module. Resetting the bit generates an internal reset to the module. If the module is enabled in the middle of a byte transfer, slave mode ignores the current bus transfer and starts operating when the next start condition is detected. Master mode is not aware that the bus is busy; so initiating a start cycle may corrupt the current bus cycle, ultimately causing either the current master or the I²C module to lose arbitration. After which, bus operation returns to normal. 0 The module is disabled, but registers can still be accessed. 1 The I²C module is enabled. This bit must be set before any other I2CR bits have any effect.
6 IIEN	I²C interrupt enable. 0 I²C module interrupts are disabled, but the status flag I2SR[IIF] continues to be set when an interrupt condition occurs. 1 I²C module interrupts are enabled. An I²C interrupt occurs if I2SR[IIF] is also set.
5 MSTA	Master/slave mode select bit. If the master loses arbitration, MSTA is cleared without generating a STOP signal. **Note:** Module clock should be on for writing to the MSTA bit. 0 Slave mode. Changing MSTA from 1 to 0 generates a STOP and selects slave mode. **Note:** The MSTA bit is cleared by software to generate a STOP condition; it can also be cleared by hardware when the I²C loses the bus arbitration. 1 Master mode. Changing MSTA from 0 to 1 signals a START on the bus and selects master mode.
4 MTX	Transmit/receive mode select bit. Selects the direction of master and slave transfers. 0 Receive. When a slave is addressed, the software should set MTX according to the slave read/write bit in the I²C status register (I2SR[SRW]). 1 Transmit. In master mode, MTX should be set according to the type of transfer required. Therefore, for address cycles, MTX is always 1.
3 TXAK	Transmit acknowledge enable. Specifies the value driven onto SDA during acknowledge cycles for both master and slave receivers. **Note:** Writing TXAK applies only when the I²C bus is a receiver. 0 An acknowledge signal is sent to the bus at the ninth clock bit after receiving one byte of data. 1 No acknowledge signal response is sent (that is, the acknowledge bit = 1).
2 RSTA	Repeat start. Always reads as 0. Attempting a repeat start without bus mastership causes loss of arbitration. 0 No repeat start 1 Generates a repeated START condition
1–0	Reserved

28.3.3.4 I²C Status Register (I2SR)

The I2SR contains bits that indicate transaction direction and status. Figure 28-7 shows the I²C status register. Table 28-9 describes the register fields.

0x000C (I2SR) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	ICF	IAAS	IBB	IAL	0	SRW	IIF	RXAK
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1

Figure 28-7. I²C Status Register

Table 28-9. I²C Status Register Field Descriptions

Field	Description
15–8	Reserved
7 ICF	Data transferring bit. While one byte of data is transferred, ICF is cleared. 0 Transfer is in progress. 1 Transfer is complete. This bit is set by the falling edge of the ninth clock of the last byte transfer. **Note:** If data is written during the START condition, that is, just after setting the I2CR[MSTA] and I2CR[MTX] bits, then the ICF bit is cleared at the falling edge of SCLK after START. If data is written after the START condition and falling edge of SCLK, then ICF bit is cleared as soon as data is written.
6 IAAS	I²C addressed as a slave bit. The CPU is interrupted if the interrupt enable (I2CR[IIEN]) is set. The CPU must check the slave read/write bit (SRW) and set its TX/RX mode accordingly. Writing to I2CR clears this bit. 0 Not addressed 1 Addressed as a slave. Set when its own address (IADR) matches the calling address.
5 IBB	I²C bus busy bit. Indicates the status of the bus. 0 Bus is idle. If a STOP signal is detected, IBB is cleared. 1 Bus is busy. When START is detected, IBB is set. **Note:** When I²C is enabled (I2CR[IEN] = 1), it continuously polls the bus data (SDAK) and clock (SCLK) signals to determine a START or STOP condition.
4 IAL	Arbitration lost. Set by hardware in the following circumstances (IAL must be cleared by software by writing a “0” to it at the start of the interrupt service routine): • SDA input sampled low when the master drives high during an address or data-transmit cycle. • SDA input sampled low when the master drives high during the acknowledge bit of a data-receive cycle. For the above two cases, the bit is set at the falling edge of 9th SCL clock during the ACK cycle. • A start cycle is attempted when the bus is busy. • A repeated start cycle is requested in slave mode. • A stop condition is detected when the master did not request it. **Note:** Software cannot set the bit. 0 No arbitration lost. 1 Arbitration is lost.
3	Reserved
2 SRW	Slave read/write. When the I²C is addressed as a slave, IAAS is set, and the slave read/write bit (SRW) indicates the value of the R/W command bit of the calling address sent from the master. SRW is valid only when a complete transfer has occurred, no other transfers have been initiated, and the I²C module is a slave and has an address match. 0 Slave receive, master writing to slave 1 Slave transmit, master reading from slave

Table 28-9. I²C Status Register Field Descriptions (Continued)

Field	Description
1 IIF	I²C interrupt. Must be cleared by the software by writing a “0” to it in the interrupt routine. **Note:** The software cannot set the bit. 0 No I²C interrupt pending. 1 An interrupt is pending. This causes a processor interrupt request (if the interrupt enable is asserted [IIEN = 1]). The interrupt is set when one of the following occurs: • One byte transfer is completed (the interrupt is set at the falling edge of the ninth clock). • An address is received that matches its own specific address in slave-receive mode. • Arbitration is lost.
0 RXAK	Received acknowledge. This is the value received of the SDA input for the acknowledge bit during a bus cycle. 0 An “acknowledge” signal was received after the completion of an 8-bit data transmission on the bus. 1 A “No acknowledge” signal was detected at the ninth clock.

28.3.3.5 I²C Data Register (I2DR)

In master-receive mode, reading the data register (I2DR) allows a read to occur and initiates the next byte to be received. In slave mode, the same function is available after it is addressed. Figure 28-8 shows the I²C data register. Table 28-10 describes the register fields.

0x0010 (I2DR) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	DATA							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 28-8. I²C Data Register

Table 28-10. I²C Data Register Field Descriptions

Field	Description
15–8	Reserved
7–0 DATA	Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received. **Note:** The core-written value in I2DR cannot be read back by the core: Only data written by the I²C bus side can be read.

28.4 Functional Description

This section includes information on the following:

28.4.1 I^2C System Configuration

Out of a reset, the I^2C module defaults to slave receive operations. Thus, when not operating as a master or responding to a slave transmit address, the I^2C module will default to the slave receiver state. For exceptions, see Section 28.5.1, “Initialization Sequence.”

NOTE

The I^2C module is designed to be compatible with the Philips I^2C bus protocol. For information on system configuration, protocol, and restrictions, see the I^2C Bus Specification, Version 2.1. The I^2C module supports Standard and Fast modes only.

28.4.2 I^2C Protocol

The I^2C communication protocol consists of six components, as follows:

- START
- Data Source/Recipient
- Data Direction
- Slave Acknowledge
- Data Acknowledge
- STOP

See Figure 28-9 for the I^2C standard communication protocol, as defined in the following sections.



Figure 28-9. I²C Standard Communication Protocol

28.4.2.1 START Signal

When no other device is a bus master (both SCL and SDA lines are at logic high), a device can initiate communication by sending a START signal (see A in Figure 28-9). A START signal is defined as a high-to-low transition of SDA while SCL is high. This signal denotes the beginning of a data transfer (each data transfer can be several bytes long) and awakens all slaves.

28.4.2.2 Slave Address Transmission

The master sends the slave address in the first byte after the START signal (B). After the seven-bit calling address, it sends the R/W bit (C), which tells the slave data transfer direction.

Each slave must have a unique address. An I²C master must not transmit an address that is the same as its slave address; it cannot be master and slave at the same time.

The slave whose address matches that sent by the master pulls SDA low at the ninth clock (D) to return an acknowledge bit.

28.4.2.3 Data Transfer

When successful slave addressing is achieved, the data transfer can proceed (E) on a byte-by-byte basis in the direction specified by the R/W bit sent by the calling master.

Data can be changed only while SCL is low and must be held stable while SCL is high, as shown in Figure 28-9. SCL is pulsed once for each data bit, most-significant bit first. The receiving device must acknowledge each byte by pulling SDA low at the ninth clock; therefore, a data byte transfer takes nine clock pulses.

If it does not acknowledge the master, the slave receiver must leave SDA high. The master can then generate a STOP signal to abort the data transfer or generate a START signal (a repeated start, as shown in Figure 28-10) to start a new calling sequence.

If the master receiver does not acknowledge the slave transmitter after a byte transmission, it means end-of-data to the slave. The slave releases SDA for the master to generate a STOP or START signal.

NOTE

Writing to the data register triggers transmit operation.

Transmit data should always be written after MTX bit is programmed. Transmit data is not latched inside until the transfer is initiated on the interface bus.

After the transmit data write in I^2C, software can either wait for a transfer-done interrupt or it can poll for ICF bit for zero, if new data has to be written during the previous data transfer. The IIF bit may not be polled if the IIEN bit is set because the I^2C will generate an interrupt when IIF is set.

28.4.2.4 STOP Signal

The master can terminate communication by generating a STOP signal to free the bus. A STOP signal is defined as a low-to-high transition of SDA while SCL is at logical high (F).

NOTE

A master can generate a STOP even if the slave has made an acknowledgment; at which point, the slave must release the bus.

28.4.2.5 Repeat Start

Instead of signalling a STOP, the master can repeat the START signal, followed by a calling command (see A in Figure 28-10). A repeated START occurs when a START signal is generated without first generating a STOP signal to end the communication. The master uses a repeated START to communicate with another slave or with the same slave in a different mode (transmit/receive mode) without releasing the bus.



Figure 28-10. Repeated START

28.4.3 Arbitration Procedure

If multiple devices simultaneously request the bus, the bus clock is determined by a synchronization procedure in which the low period equals the longest clock-low period among the devices, and the high period equals the shortest. A data arbitration procedure determines the relative priority of competing devices. A device loses arbitration if it sends logic high while another sends logic low; it immediately switches to slave-receive mode and stops driving SDA. In this case, the transition from master to slave mode does not generate a STOP condition. Meanwhile, hardware sets the IAL bit in the I^2C Status register (I2SR) to indicate loss of arbitration.

28.4.4 Clock Synchronization

Because wire-AND logic is used, a high-to-low transition on SCL affects devices connected to the bus. Devices start counting their low period when the master drives SCL low. When a device clock goes low, it holds SCL low until the clock high state is reached. However, the low-to-high change in this device clock may not change the state of SCL if another device clock is still in its low period. Therefore, the device with the longest low period holds the synchronized clock SCL low. Devices with shorter low periods enter a high wait state during this time (see Figure 28-11). When all devices involved have counted off their low period, the synchronized clock SCL is released and pulled high. There is then no difference between device clocks and the state of SCL, so all of the devices start counting their high periods. The first device to complete its high period pulls SCL low again.



Figure 28-11. Synchronized Clock SCL

28.4.5 Handshaking

The clock synchronization mechanism can be used as a handshake in data transfers. Slave devices can hold SCL low after completing one byte transfer (9 bits). In such a case, the clock mechanism halts the bus clock and forces the master clock into a wait state until the slave releases SCL.

28.4.6 Clock Stretching

Slaves can use the clock synchronization mechanism to slow down the transfer bit rate. After the master has driven SCL low, the slave can drive SCL low for the required period and then release it. If the slave SCL low period is longer than the master SCL low period, the resulting SCL bus signal low period is stretched.

28.4.7 Peripheral Bus Accesses

I^2C is a 16-bit module. Only half-word accesses should be performed to the module.

28.4.8 Generation of Transfer Error on IP Bus

If an address is received on the Peripheral slave bus interface that is not implemented, an access error is generated.

28.4.9 Clocks

There are two input clocks for I^2C module.

- Peripheral Clock—The clock is used for peripheral bus register read/writes.
- Module Clock—This is the functional clock of the I^2C module. The serial bit clock frequency is derived from the module clock.The module clock and peripheral clocks are synchronous to each other. The minimum frequency of module clock should be 12.8 MHz for fast mode to achieve 400 Kbps operation.

28.4.10 Reset

The I^2C module can be reset in two ways.

- Global reset: A hard asynchronous reset of the whole I^2C module.
- Software reset: An internal reset for whole I^2C module, except IADR and IFDR registers, is initiated by deasserting the I2CR[IEN] bit.

28.4.11 Interrupts

There is only one interrupt from the module. The interrupt is enabled by setting the I2CR[IIEN] bit. The interrupt is generated in any one of the following conditions.

- One byte transfer is completed (the interrupt is set at the falling edge of the ninth clock).
- An address is received that matches its own specific address in slave-receive mode.
- Arbitration is lost.

28.4.12 Byte Order

The module only supports the little endian mode.

28.5 Initialization

This section includes information on the following:

28.5.1 Initialization Sequence

Before the interface can transfer serial data, registers must be initialized, as follows:

1. Set the data sampling rate (IFDR[IC] to obtain SCL frequency from the system bus clock.
2. Update the address in the (IADR) to define its slave address (address can range from 0 to 0x7f).
3. Set the I^2C enable bit (I2CR[IEN]) to enable the I^2C bus interface system.
4. Modify the bits in the I^2CR to select master/slave mode, transmit/receive mode, and interrupt-enable or not.

28.5.2 Generation of START

After completion of the initialization procedure, serial data can be transmitted by selecting the master transmitter mode. On a multiple-master bus system, the busy bus (I2SR[IBB]) must be tested to determine whether the serial bus is free. If the bus is free (IBB = 0), the START signal and the first byte (the slave address) can be sent. The data written to the data register comprises the address of the desired slave and the LSB indicates the transfer direction.

The free time between a STOP and the next START condition is built into the hardware that generates the START cycle. Depending on the relative frequencies of the system clock and the SCL period, it may be necessary to wait until the I^2C is busy (which indicates the data register can be written) after writing the calling address to the data register (I2DR) before proceeding to load data into the data register (I2DR).

28.5.3 Post-Transfer Software Response

Sending or receiving a byte sets the data transferring bit (I2SR[ICF]), which indicates one byte communication is finished. Upon completion, the interrupt status (I2SR[IIF]) is also set. An external interrupt is generated if the interrupt enable (I2CR[IIEN]) is set. The software must first clear the interrupt status (I2SR[IIF]) in the interrupt routine. (See the flowchart in Figure 28-13.) The data transferring bit (I2SR[ICF]) is cleared either by reading from I2DR in receive mode or by writing to this register in transmit mode.

Software can service the I^2C I/O in the main program by monitoring the interrupt status (I2SR[IIF]) if the interrupt enable is negated. In this case, the interrupt status of the data transferring bit (I2SR[ICF]) should be polled, because the operation is different when arbitration is lost.

When an interrupt occurs at the end of the address cycle, the master is always in transmit mode; that is, the address is sent. If master receive mode is required, then I2CR[MTX] should be toggled and dummy read of I2DR register has to be done for triggering receive data.

During slave-mode address cycles (I2SR[IAAS] = 1), the slave read/write bit I2SR[SRW] is read to determine the direction of the next transfer. The transmit/receive bit (I2CR[MTX]) should also be programmed accordingly. For slave-mode data cycles (IAAS = 0), SRW is invalid. MTX should be read to determine the current transfer direction.

28.5.4 Generation of STOP

A data transfer ends when the master signals a STOP, which can occur after all data is sent.

For a master receiver to terminate a data transfer, it must inform the slave transmitter by not acknowledging the last data byte. This is done by setting the transmit acknowledge bit (I2CR[TXAK]) before reading the next-to-last byte. Before the last byte is read, a STOP signal must be generated.

28.5.5 Generation of Repeated START

After the data transfer, if the master still wants the bus, it can signal another START followed by another slave address without signalling a STOP.

28.5.6 Slave Mode

In the slave interrupt service routine (see Figure 28-13), the module addressed as slave bit (IAAS) should be tested to check if a calling of its own address has just been received. If IAAS is set, software should set the transmit/receive mode select bit (I2CR[MTX]) according to the I2SR[SRW]. Writing to the I2CR clears the IAAS automatically. The only time IAAS is read as set is from the interrupt at the end of the address cycle where an address match occurred; interrupts resulting from subsequent data transfers will have IAAS cleared. A data transfer can now be initiated by writing information to I2DR for slave transmits, or read from I2DR in slave-receive mode. A dummy read of I2DR in slave/receive mode releases SCL, allowing the master to send data.

In the slave transmitter routine, the receive acknowledge bit (I2SR[RXAK]) must be tested before sending the next byte of data. Setting RXAK means an end-of-data signal from the master receiver, after which the software must switch from transmitter to receiver mode. Reading the data register (I2DR) then releases SCL so that the master can generate a STOP signal.

28.5.7 Arbitration Lost

When several devices try to engage the bus at the same time, only one becomes master. Hardware immediately switches devices that lose arbitration to slave receive mode. Data output to SDA stops, but SCL is still generated until the end of the byte during which arbitration is lost. An interrupt occurs at the falling edge of the ninth clock of this transfer if the arbitration is lost (I2SR[IAL] = 1), and the slave mode is selected (I2CR[MSTA] = 0). See the flowchart in Figure 28-13.

If a device that is not a master tries to transmit or do a START, hardware inhibits the transmission, clears MSTA without signalling a STOP, generates an interrupt to the CPU, and sets I2SR[IAL] to indicate a failed attempt to engage the bus. When considering these cases, the slave service routine should first test I2SR[IAL], and the software should clear it if it is set.

For multi-master mode, when an I^2C module is enabled when the bus is busy and asserts START, the I2SR[IAL] bit gets set only for SDA=0, SCL=0/1, SDA=1, and SCL=0, but not for SDA=1 and SCA=1, which is the same as bus idle state.



Figure 28-12. I²C Programming State Diagram



Figure 28-13. Flowchart for a Typical I²C Interrupt Routine

NOTE

For a repeated start-only, the stop generation stage will not occur in master mode. A loop will repeat itself without stopping for the next start.

For master Rx mode, I^2C is programmed as master transmit during address mode and after slave address transfer, MTX bit should be cleared and a dummy read on I2DR register should be performed so that I^2C can read the next receive data.



Figure 28-14. Flowchart for Typical I^2C Polling Routine

NOTE

The timeout value will depend on the bus frequency at which I^2C is operating. The Min. Timeout for polling IIF bit at I^2C Max bus frequency of 400KHz is, T_{min} = 25 μs (= 2.5*10 μs). This value can be interpolated for any bus frequency.



Figure 28-15. Detailed Flowchart of a Typical I^2C Master Tx Mode, Part 1



Figure 28-16. Detailed Flowchart of a Typical I^2C Master Tx Mode, Part 2

Figure 28-15 and Figure 28-16 show the master transmit mode operation with interrupt subroutine.

If an interrupt is generated while the MSTA bit is 0, then bus arbitration is lost and IAL is set. Software can then clear the IAL bit and reprogram the I^2C module.

An interrupt generated while MSTA bit is 1 is a transfer-done interrupt. Software can check the RXAK bit for data receive acknowledgement by the slave. If the RXAK bit is cleared, then software can generate STOP or RESTART by writing in I2CR register. Otherwise, the next data byte can be written to the I2DR register.

NOTE

The IBB bit is asserted by START condition on the bus, and it is negated by STOP condition on bus. Therefore, if arbitration is lost due to an unexpected STOP condition during transfer, then IBB is cleared. If arbitration is lost due to data mismatch, then it will not be cleared. Software should always clear the IEN bit and then set it if arbitration is lost.

28.6 Software Restriction

Software should take care that there is a delay of at least two module clock cycles after it sets the I2CR[RSTA] bit before writing to the I2DR register. Maximum possible clock period of module clock is 78 ns.

Chapter 29
IC Identification Module (IIM)

The IC identification module (IIM) provides an interface for reading and in some cases programming or overriding identification and control information stored in on-chip fuse elements. The module supports laser fuses (L-Fuses) and/or electrically-programmable poly-fuses (eFuses).

The IIM also provides a set of volatile software-accessible signals which can be used for software control of hardware elements, not requiring non-volatility.

29.1 Overview

The IIM provides the primary user-visible mechanism for interfacing with on-chip fuse elements. Among the uses for the fuses are unique chip identifiers, mask revision numbers, cryptographic keys, and various control signals requiring permanent non-volatility. The IIM also provides up to 28 volatile control signals and the means to generate a second 168-bit SCC key.

The IIM consists of a master controller, a software fuse value shadow cache, and a set of registers to hold the values of signals visible outside the module. Up to eight arrays of fuses (laser fuses and/or eFuses) are associated with the IIM, but are instantiated outside it.

The IIM is accessible using an 8-bit IP bus interface. An 8-bit interface is used because it matches the natural width of the fuse arrays. All registers are 32-bit aligned, to allow the module to be instantiated on IP buses supporting only 32-bit peripherals. A subset of fuses, as well as the software-controlled volatile signals, are capable of driving top-level nets within the SoC. These signals are referred to in the following as hardware-visible signals. These signals are intended for feature enabling and disabling and similar uses within the device.

Laser fuses are only blowable during chip manufacturing (at the wafer level). The eFuses may be blown under software or JTAG control during IC final test, at the customer factory or in the field. They include a mechanism to inhibit further blowing of fuses (write-protect), to support secure computing environments. The fuse values may also be overridden by software without modifying the fuse element. Similar to the write-protect functionality, the override functionality can also be permanently disabled. Fuse banks may also be scan-inhibited on a per-bank basis to prevent reading and programming of fuses through the JTAG interface.

The design is flexible to allow a seamless transition (that is, no software changes) from laser fuses to eFuses.

The fuses are divided into banks, with specific intended uses assigned to each bank.

29.1.1 Features

- Up to eight independent fuse banks (number of fuse bank and size of the bank are parameterized)
- Maximum usable fuse bank size is 2048 bits
- Laser- and eFuse banks may be intermixed on a per-bank basis
- Support for driving secure JTAG challenge & response values to the SJC (size of each field configurable using RTL parameter; challenge default size is 64 bits, response default size is 56 bits)
- Up to 28 externally-visible software-controlled volatile signals (driving SoC-level nets for feature enabling), lockable in groups of 7
- Ability to provide up to two distinct 168-bit 3DES keys from a single set of fuses
- Ability to override fuse values in software (does not affect the fuse element); override capability can be permanently disabled on a per-bank basis
- Ability to write-protect eFuses on a per-bank basis
- Ability to scan-protect (read and program) on a per-bank basis
- Fuses may be programmed by software, directly by JTAG, or indirectly by JTAG using a processor
- Recommended signal assignments to maximize software reuse.

29.1.2 Modes of Operation

The IIM is in its functional mode (all specified functionality available) any time it is out of reset and supplied with the proper clocks.

29.2 External Signal Description

The IIM has no external signals.

29.3 Memory Map and Register Definition

Section 29.3.3, “Register Descriptions,” provides the detailed register descriptions for all of the IIM registers.

29.3.1 Memory Map

For the base address of a particular module instantiation, see the system memory map. Table 29-1 shows the memory map for the IIM registers.

Table 29-1. IIM Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (STAT)	Status register	R/W	0x– –	29.3.3.1/29-6
0x0004 (STATM)	Status IRQ Mask register	R/W	0x00	29.3.3.2/29-7
0x0008 (ERR)	Module Errors register	R/W	0x– –	29.3.3.3/29-7
0x000C (EMASK)	Error IRQ Mask register	R/W	0x– –	29.3.3.4/29-9

Table 29-1. IIM Memory Map (continued)

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0010 (FCTL)	Fuse Control register	R/W	0x30	29.3.3.5/29-9
0x0014 (UA)	Upper Address register	R/W	0x– 0	29.3.3.6/29-10
0x0018 (LA)	Lower Address register	R/W	0x00	29.3.3.7/29-12
0x001C (SDAT)	Explicit Sense Data register	read-only	0x00	29.3.3.8/29-12
0x0020 (PREV)	Product Revision register	read-only	0x82	29.3.3.9/29-13
0x0024 (SREV)	Silicon Revision register	read-only	0x– –	29.3.3.10/29-13
0x0028 (PREG_P)	Program Protection register	R/W	0x– –	29.3.3.11/29-14
0x002C (SCS0)	Software-Controllable Signals register 0	R/W	0x00	29.3.3.12/29-14
0x0030 (SCS1)	Software_Controllable Volatile Hardware - Visible Signals register (1–3)	R/W	0x00	29.3.3.13/29-15
0x0034 (SCS2)		R/W	0x00	
0x0038 (SCS3)		R/W	0x00	

29.3.2 Register Summary

Figure 29-1 shows the key to the register fields, and Table 29-1 shows the register figure conventions.



Figure 29-1. Key to Register Fields

Table 29-2. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	

Table 29-2. Register Figure Conventions (continued)

Convention	Description
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 29-2 shows the IIM register summary.

Table 29-2. IIM Register Summary

Bank	Name		7	6	5	4	3	2	1	0
Control & Status Registers	0x0000 (STAT)	R	BUSY						PRGD	SNSD
		W							w1c	w1c
	0x0004 (STATM)	R							PRGD_M	SNSD_M
		W								
	0x0008 (ERR)	R	PRGE	WPE	OPE	RPE	WLRE	SNSE	PARITYE	
		W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	
	0x000C (EMASK)	R	PRGE_M	WPE_M	OPE_M	RPE_M	WLRE_M	SNSE_M	PARITY_M	
		W								
	0x0010 (FCTL)	R	DPC	PRG_LENGTH			ESNS_N	ESNS_0	ESNS_1	PRG
		W								
	0x0014 (UA)	R			Address[13:8]					
		W								
	0x0018 (LA)	R	Address[7:0]							
		W								
	0x001C (SDAT)	R	Data[7:0]							
		W								
	0x0020 (PREV)	R	PRODUC_ REV[4:0]					PRODUCT_VT[2:0]		
		W								
	0x0024 (SREV)	R	SILICON_REV[7:0]							
		W								
	0x0028 (PREG_P)	R	PROTECTION_REG[7:0]							
		W								
	0x002C (SCS0)	R		HAB_JDE	SCS[26:21]					
		W	LOCK							
	0x0030 (SCS1)	R	LOCK	SCS[20:14]						
		W								
	0x0034 (SCS2)	R	LOCK	SCS[13:7]						
		W								
	0x0038 (SCS3)	R	LOCK	SCS[6:0]						
		W								

29.3.3 Register Descriptions

This section contains the detailed register descriptions for the IIM registers.

29.3.3.1 Status Register (STAT)

All module status information is read using the STAT register.

See Figure 29-3 for an illustration of the Status Register and Table 29-3 for a description of the bit fields.

Offset 0x0000 (STAT) Access: Supervisor read-only

	7	6	5	4	3	2	1	0
R	BUSY						PRGD	SNSD
W							w1c	w1c
Reset	0	0	—	—	—	—	—	0

Figure 29-3. Status Register

Table 29-3. Status Register Field Descriptions

Field	Description
7 BUSY	Indicates whether the IIM is busy with a program or sense cycle. Any attempt to access the IIM registers other than STAT while it is busy with a program or sense cycle (BUSY asserted) results in a bus error. 0 The IIM is not busy with a program or sense cycle 1 The IIM is busy with a program or sense cycle
6–2	Reserved
1 PRGD	Program Done. Indicates an eFuse program operation is done. Assertion causes an interrupt request (irq_b signal asserted) if PRGD_M is set in the Status IRQ Mask Register. This bit is automatically set by hardware upon completion of an eFuse program cycle; software must clear the bit by writing 1 to it. 0 Program operation has not finished (read); no meaning (write) 1 Program operation has finished (read); clear bit (write)
0 SNSD	Explicit Sense Cycle Done. Indicates that an explicit fuse sense cycle is done, and the data is available in SDAT. Assertion causes an interrupt request if SNSD_M is set in the Status IRQ Mask Register. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 No explicit sense cycle has finished (read); no meaning (write) 1 An explicit sense cycle has finished (read); clear bit (write)

29.3.3.2 Status IRQ Mask Register (STATM)

The STATM register enables or disables IRQ generation from PRGD or SNSD events. See Figure 29-4 for an illustration of the Status IRQ Mask Register and Table 29-4 for a description of the bit fields.

Offset 0x0004 (STATM) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R							PRGD_M	SNSD_M
W								
Reset	0	0	0	0	0	0	0	0

Figure 29-4. Status IRQ Mask Register

Table 29-4. Status IRQ Mask Register Field Descriptions

Field	Description
7–2	Reserved
1 PRGD_M	Program Mask. Masks or unmasks IRQ generation due to PRGD events. 0 PRGD events do not cause an IRQ 1 PRGD events cause an IRQ
0 SNSD_M	Explicit Sense Cycle Done Mask. Masks or unmasks IRQ generation due to SNSD events. 0 SNSD events do not cause an IRQ 1 SNSD events cause an IRQ

29.3.3.3 Module Errors Register (ERR)

The ERR register displays the error status for various errors. See Figure 29-5 for an illustration of the Module Errors Register, and Table 29-5 for a description of the bit fields.

Offset 0x0008 (ERR) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R	PRGE	WPE	OPE	RPE	WLRE	SNSE	PARITYE	
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	
Reset	0	0	0	0	0	0	—	u

Figure 29-5. Module Errors Register

Table 29-5. Module Errors Register Field Descriptions

Field	Description
7 PRGE	Program Error. Indicates an eFuse program operation ended in failure. Assertion causes an interrupt request if PRGE_M is set in the Errors IRQ Mask Register. A program failure occurs when an attempt is made to program laser fuses. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 Program operation has not finished with error (read); no meaning (write) 1 Program operation has finished with an error (read); clear bit (write)
6 WPE	Write Protect Error. Indicates an eFuse program operation was attempted to a write-protected fuse bank, or a locked words, or when the value of PRG_P is not 8'hAA. Assertion causes an interrupt request if WPE_M is set in the Errors IRQ Mask Register. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 There was no write-protect error (read); no meaning (write) 1 There was a write-protect error (read); clear bit (write)
5 OPE	Override Protect Error. Indicates an attempt was made to override the values in an override-protected fuse bank, or a locked words. Assertion causes an interrupt request if OPE_M is set in the Errors IRQ Mask Register. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 There was no override-protect error (read); no meaning (write) 1 There was an override-protect error (read); clear bit (write)
4 RPE	Read Protect Error. Indicates an attempt was made to read values from a read-protected fuse bank or SCC. Assertion causes an interrupt request if RPE_M is set in the Errors IRQ Mask Register. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 There was no read-protect error (read); no meaning (write) 1 There was a read-protect error (read); clear bit (write)
3 WLRE	Write to Locked Register Error. Indicates an attempt was made to write to a locked SCS register. Assertion causes an interrupt request if WLRE_M is set in the Errors IRQ Mask Register. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 There was no write-to-locked-register error (read); no meaning (write) 1 There was a write-to-locked-register error (read); clear bit (write)
2 SNSE	Explicit Sense Cycle Error. Indicates that an explicit fuse sense was refused, because FBESP is set to 1, or more than two bits of SNS_N, SNS_1, SNS_0, PRG are asserted at the same moment. Assertion causes an interrupt request if SNSE_M is set in the Errors IRQ Mask Register. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 There was no explicit sense error (read); no meaning (write) 1 There was an explicit sense error (read); clear bit (write)
1 PARITYE	Cache Parity Error. Indicates that an parity error was detected in hardware fuse cache or software fuse cache. Assertion causes an interrupt request if PARITYE_M is set in the Errors IRQ Mask Register. This bit is automatically set by hardware and must be cleared by software by writing 1 to it. 0 There was no cache parity error (read); no meaning (write) 1 There was a cache parity error (read); clear bit (write)
0	Reserved

29.3.3.4 Error IRQ Mask Register (EMASK)

See Figure 29-6 for an illustration of the Error IRQ Mask Register and Table 29-6 for a description of the bit fields.

Offset 0x000C (EMASK) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R	PRGE_M	WPE_M	OPE_M	RPE_M	WLRE_M	SNSE_M	PARITYE_M	
W								
Reset	0	0	0	0	0	0	0	u

Figure 29-6. Error IRQ Mask Register

Table 29-6. Error IRQ Mask Register Field Descriptions

Field	Description
7 PRGE_M	Program Error Mask. Masks or unmasks IRQ generation due to PRGE events. 0 PRGE events do not cause an IRQ 1 PRGE events cause an IRQ
6 WPE_M	Write Protect Error Mask. Masks or unmasks IRQ generation due to WPE events. 0 WPE events do not cause an IRQ 1 WPE events cause an IRQ
5 OPE_M	Override Protect Error Mask. Masks or unmasks IRQ generation due to OPE events. 0 OPE events do not cause an IRQ 1 OPE events cause an IRQ
4 RPE_M	Read Protect Error Mask. Masks or unmasks IRQ generation due to RPE events. 0 RPE events do not cause an IRQ 1 RPE events cause an IRQ
3 WLRE_M	Write to Locked Register Error Mask. Masks or unmasks IRQ generation due to WLRE events. 0 WLRE events do not cause an IRQ 1 WLRE events cause an IRQ
2 SNSE_M	Explicit Sense Cycle Error Mask. Masks or unmasks IRQ generation due to SNSE events. 0 SNSE events do not cause an IRQ 1 SNSE events cause an IRQ
1 PARITYE_M	Parity Error of Cache Mask. Masks or unmasks IRQ generation due to PARITYE events. 0 PARITYE events do not cause an IRQ 1 PARITYE events cause an IRQ
0	Reserved

29.3.3.5 Fuse Control Register (FCTL)

The FCTL register is used to program control functions. See Figure 29-7 for an illustration of the FCTL Register and Table 29-7 for a description of the bit fields.

NOTE

Only one of the four FCTL[3:0] bits (ESNS_N, ESNS_0, ESNS_1, PRG) can be set at one time. If multiple bits are set, the SNSE bit in the ERR register is asserted to indicate an error.

Offset 0x0010 (FCTL) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R	DPC	PRG_LENGTH[2:0]			0	0	0	0
W					ESNS_N	ESNS_0	ESNS_1	PRG
Reset	0	0	1	1	0	0	0	0

Figure 29-7. Fuse Control Register

Table 29-7. Fuse Control Register Field Descriptions

Field	Description
7 DPC	Delayed Program Cycle. This bit is a control bit, selecting immediate or delayed program. When this bit is cleared, program cycles start immediately upon setting of PRG bit. When this bit is asserted, program cycles is delayed until input signal delayed_pgm_start is asserted. 0 Program cycles begin immediately upon setting of the PRG bit 1 Program cycles are delayed; they do not begin until delayed_pgm_start signal is asserted
6–4 PRG_LENGTH[2:0]	Program Length. These bits define the length of program pulse as PRG_LENGTH*(period of 32k clock)
3 ESNS_N	Explicit Sense - Normal. Writing 1 to this bit initiates an unstressed (normal) explicit sense cycle. Read of this bit always returns zero. FSM generate a “done” signal when the operation complete. This bit is cleared automatically by hardware when sense operation completed. 0 Return 0 for all read (read); No meaning (write) 1 Initiate an unstressed explicit sense cycle (write)
2 ESNS_0	Explicit Sense - 0-stressed. Writing 1 to this bit initiate a 0-stressed explicit sense cycle. Reads of this bit always return zero.FSM generates a “done” signal when the operation complete. This bit is cleared automatically by hardware when sense operation completed. During 0-stressed explicit sense cycles, the **epm_read_sense0** signal is asserted to the fuse banks (see Section 29.4.2.1, “Fuse Box Signals”). 0 Return 0 for all read (read); No meaning (write) 1 Initiate a 0-stressed explicit sense cycle (write)
1 ESNS_1	Explicit Sense - 1-stressed. Writing 1 to this bit initiates a 1-stressed explicit sense cycle. Read of this bit always returns zero. FSM generate a “done” signal when the operation complete. This bit is cleared automatically by hardware when sense operation completed. During 1-stressed explicit sense cycles, the **epm_read_sense1** signal is asserted to the fuse banks (see Section 29.4.2.1, “Fuse Box Signals”). 0 Return 0 for all read (read); No meaning (write) 1 Initiate a 1-stressed explicit sense cycle (write)
0 PRG	Program. Writing 1 to this bit initiate a fuse program cycle. Read of this bit always returns zero. FSM generate a “done” signal when the operation complete. This bit is cleared automatically by hardware when program operation completed. 0 Return 0 for all read (read); No meaning (write) 1 Initiate a program cycle (write)

29.3.3.6 Upper Address Register (UA)

The UA register contains the top part of the address of the eFuse bit to be programmed or the word to be sensed in an explicit sense cycle. Note that programming is done by bit, so the program address is a full-bit address. Sensing is done on 8-bit words, so the bottom three bits of the address are ignored.

See Figure 29-8 for an illustration of the UA Register and Table 29-8 for a description of the bit fields.

Offset 0x0014 (UA) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R			A[13:8]					
W								
Reset	—	—	0	0	0	0	0	0

Figure 29-8. Upper Address Register

Table 29-8. Upper Address Register Field Descriptions

Field	Description
7–6	Reserved
5–0 A[13–8]	The top six bits of the address of the eFuse bit to be programmed or the word to be sensed explicitly. The address must be written prior to setting the PRG or ESNS_x bit in FCTL to initiate the program/sense operation. A[13:11] select the Fuse bank. A[10:8] provide the most significant portion of the row address within the bank.

29.3.3.7 Lower Address Register (LA)

The LA register contains the bottom 8 bits of the address of the eFuse bit to be programmed or word to be sensed explicitly.

See Figure 29-9 for an illustration of the Lower Address Register and Table 29-9 for a description of the bit fields.



Figure 29-9. Lower Address Register

Table 29-9. Lower Address Register Field Descriptions

Field	Description
7–0 A	The bottom eight bits of the address of the eFuse bit to be programmed or word to be sensed explicitly. The address must be written prior to setting the PRG or ESNS_x bit in FCTL to initiate a program or sense operation. A[7:3] provides the least significant portion of the row address. A[2:0] select the bit position within the selected row.

29.3.3.8 Explicit Sense Data Register (SDAT)

The data sensed from the fuses in an explicit sense cycle is placed in the SDAT register at the conclusion of the sense cycle. Software can recognize the conclusion of the explicit sense cycle by the assertion of the SNSD bit in the STAT register.

See Figure 29-10 for an illustration of the SDAT Register and Table 29-10 for a description of the bit fields.



Figure 29-10. Explicit Sense Data Register

Table 29-10. Explicit Sense Data Register Field Descriptions

Field	Description
7–0 D	The data sensed from the fuses. Setting is unknown.

29.3.3.9 Product Revision Register (PREV)

The PREV register contains the product revision, and corresponds to the top eight bits of the deprecated HW_REV register.

See Figure 29-11 for an illustration of the PREV Register and Table 29-11 for a description of the bit fields.



Figure 29-11. Product Revision Register

Table 29-11. Product Revision Register Field Descriptions

Field	Description
7–3 PROD_REV	Product Revision. The product revision (specific to the product or product family). Setting according to product revision.
2–0 PROD_VT	Product vendor or technology. The product vendor and/or technology (specific to the product or product family). Setting according to product vendor/technology.
Note: The values for PROD_REV and PROD_VT for the i.MX35 device are hard coded as 0x10 and 0x02, respectively (Register PREV= 0x82). Both of these values do not have significance for the user and should be ignored.	

29.3.3.10 Silicon Revision (SREV)

The SREV register contains the silicon revision (that is, mask revision), and corresponds to the bottom 8 bits of the deprecated HW_REV register.

See Figure 29-12 for an illustration of the SREV Register and Table 29-12 for a description of the bit fields.



Figure 29-12. Silicon Revision Register

Table 29-12. Silicon Revision Register Field Descriptions

Field	Description
7–0 SILICON_REV	Mask Set Revision. The mask set revision used in fabrication of the part. The value changes with each change to the mask set. Setting according to mask set revision. 0×00 = TO 1.0, First silicon 0×10 = TO 2.0, Current production, "V" devices 0×11 = TO 2.1, Current production, "J" devices

29.3.3.11 Program Protection Register (PRG_P)

The PRG_P register is used to against accidental fuse programming. The fuses can be blown only when the value of this register is 0xAA. Software should only program this register to 0xAA while actively blowing fuses. After the fuse-blowing operation is complete, this register should be immediately reprogrammed to a different value.

See Figure 29-13 for an illustration of the Program Protection Register and Table 29-13 for a description of the bit fields.

0x0028 (PREG_P) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R W	PROTECTION_REG[7:0]							
Reset	—	—	—	—	—	—	—	—

Figure 29-13. Program Protection Register

Table 29-13. Program Protection Register Field Descriptions

Field	Description
7–0 PROTECTION_REG	The fuses can be blown only when the value of this register is 0xAA. Any attempt to program the fuse while the value is other than 0xAA is terminated, and the WPE error bit is set. Setting is undefined.

29.3.3.12 Software-Controllable Signals Register 0 (SCS0)

The SCS0 register is physically located in the hardware-visible signals submodule. It implements software-controlled, volatile signals which can drive SoC-level nets for feature enabling.

See Figure 29-14 for an illustration of the SCS0 register, and Table 29-14 for a description of the bit fields.

Offset 0x002C (SCS0) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R	LOCK	HAB_JDE	SCS[26:21]					
W								
Reset	0	0	0	0	0	0	0	0

Figure 29-14. Software Controllable Signals Register 0

Table 29-14. Software Controllable Signals Register 0 Field Descriptions

Field	Description
7 LOCK	Lock this register. This bit is used to lock the contents of this register until the next reset. The intended usage is to have trusted software program the register as desired and lock it before allowing distrusted software to run. This bit is write only, read of this bit return 0. 0 The register is not locked, it may be modified 1 The register is locked, all attempts to modify it are ignored
6 HAB_JDE	HAB JTAG Debug Enable. This bit is used by the HAB to enable JTAG debugging, assuming that a properly signed command to do so is found and validated by the HAB. JTAG can be enabled by HAB_JDE bit only in Secure JTAG mode. JTAG cannot be opened in No Debug mode. The HAB musts lock the register before passing control to the OS whether or not JTAG debugging has been enabled. Once JTAG is enabled by HAB_JDE bit, it can not be disabled unless the system is reset by POR. 0 JTAG debugging is not enabled by the HAB (it may still be enabled by other mechanisms) 1 JTAG debugging is enabled by the HAB (though this signal may be gated off)
5–0 SCS[26:21]	These bits may be used in an implementation-defined way.

29.3.3.13 Software-Controllable Signals Registers 1–3 (SCS1–SCS3)

The SCS1–SCS3 registers are physically located in the hardware-visible signals submodule. They implement software-controlled, volatile signals that can drive SoC-level nets for feature enabling.

See Figure 29-15, Figure 29-16, and Figure 29-17 for an illustration of the Software-Controllable Signals Registers 1–3 and Table 29-15 for a description of the bit fields.

Offset 0x0030 (SCS1) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R	LOCK	SCS[x:y]						
W								
Reset	0	0	0	0	0	0	0 Suggested	0

Figure 29-15. Software Controllable Signals Register 1

Offset 0x0034 (SCS2)

	7	6	5	4	3	2	1	0
R W	LOCK	SCS[x:y]						
Reset	0	0	0	0	0	0	0	0

Figure 29-16. Software Controllable Signals Register 2

Offset 0x0038 (SCS3) Access: Supervisor read/write

	7	6	5	4	3	2	1	0
R W	LOCK	SCS[x:y]						
Reset	0	0	0	0	0	0	0	0

Figure 29-17. Software Controllable Signals Register 3

Table 29-15. Software Controllable Signals Registers 1–3

Field	Description
7 LOCK	Lock this register. This bit is used by the HAB to enable JTAG debugging, assuming that a properly signed command to do so is found and validated by the HAB. The HAB musts lock the register before passing control to the OS whether or not JTAG debugging has been enabled. 0 The register is not locked, it may be modified 1 The register is locked, all attempts to modify it are ignored
6–0 SCS[x:y]	These bits may be used in an implementation-defined way.

29.4 Functional Description

The IIM is an 8-bit IP Bus peripheral which implements interfaces for laser fuses and/or eFuses, as well as the hardware revision codes, cryptographic keys, and miscellaneous system-level feature enabling circuitry. Up to eight banks, each with up to 2048 fuses, are supported. Laser fuse banks and eFuse banks may be mixed.

29.4.1 Signal Groups

Listed below are the intended uses for the three fuse banks. Each fuse bank may contain up to 2048 fuses, and the unspecified fuses in each bank below may be used for implementation-specific purposes. However, access protection is specified on a per-bank basis; this may limit the uses of the unspecified fuses.

The IIM implements non-volatile “hardware-visible” control signals. These are all capable of driving SoC-level nets to allow them to permanently enable or disable features in the system.

29.4.1.1 Secure JTAG Control

Among the hardware control signals implemented in Fuse Bank 0 are the Secure JTAG control bits. These fuses are used to allow or disallow JTAG access to secured resources.

Three JTAG security levels are envisioned, as shown in Table 29-16.

Table 29-16. JTAG Security Level Control Bits

Security Mode	JTAG_SMODE	JTAG_SCC_DIS	Description
No Debug	2'b11	x	Highest security level.
Secure JTAG	2'b01	x	Limit the JTAG access by using key based authentication mechanism.
JTAG Enable	2'b00	1'b1	Low Security, all JTAG features are enabled.
SCC JTAG	2'b00	1'b0	No security.

JTAG debug access may be semi-permanently enabled by blowing the JTAG Bypass Security (jtag_bp) bit. This, however, can be overridden by blowing the JTAG Security Re-enable (jtag_re) bit. Blowing the jtag_bp bit effectively changes the security level from 'Secure JTAG' to 'JTAG Enable', without actually modifying the JTAG_SMODE fuses.

NOTE

The IIM only allows the jtag_bp fuse to be blown if the JTAG debug security level is "Secure JTAG" (JTAG_SMODE = 2'b01) and ipt_response_in = 1, ipt_secur_block = 0. This indicates that the SJC has processed a valid response in its challenge/response protocol, enabling the JTAG security bypass functionality. JTAG security is re-instated to the "Secure JTAG" level by blowing the jtag_re fuse.

In addition to the three JTAG security levels, if jtag_scc is blown the JTAG debug notification passes to the Security Controller (SCC), which causes it to transition out of the secure state when debugging becomes active. If jtag_scc is left unblown, the debug active signals are masked, and do not propagate to the SCC. Normally the jtag_scc fuse is blown.

NOTE

Leaving the jtag_scc fuse unblown represents a very significant security risk, and should only be done to debug secure operation of the SCC. Once SCC debugging is complete, the jtag_scc fuse should immediately be blown.

29.4.1.2 Fuse Bank 1

Fuse Bank 1 contains the 168-bit SCC key. Two distinct keys are generated from the fuse values; the second key is derived from the first key by inverting all odd-numbered bits (bits 1, 3, 5 ... 167), as shown in Figure 29-18. According to this scheme, the Hamming code embedded within the SCC key (as described in Section 29.4.1.2.1, "SCC Key Format") and used for error-checking remains valid for the second key.



Figure 29-18. Second 3DES Key Derivation

29.4.1.2.1 SCC Key Format

The 168-bit keys derived from Fuse Bank 1are used as the secret keys for the Secure RAM controller in the SCC(s). Each key actually consists of three 56-bit keys. Each of the three 56-bit keys corresponds to a 64-bit DES key with the parity bits removed, and processed through the key permutation.

The value in Fuse Bank 1includes 159 random bits and 9 Hamming Code bits. The Hamming Code detects all 1, 2, and 3 bit errors in the codeword. It also detects most (though not all) multiple bit errors. Numbering the bits in the key from 0 to 167, the code bits are bits 0, 1, 2, 4, 8, 16, 32, 64, and 128. All of the remaining bits are data bits. Each of the code bits is the modulo 2 sum (i.e XOR or parity) of a subset of the bits in the entire word, as described below.

To determine which bits are used to form each code bit, first look at the binary representation of the bit position of each code bit (ignoring bit 0 for the time being) as shown in Table 29-17.

Table 29-17. Binary Representation of Bit Position

Code Bit Position	Binary Representation
0	0b00000000
1	0b00000001
2	0b00000010
4	0b00000100
8	0b00001000
16	0b00010000
32	0b00100000
64	0b01000000
128	0b10000000

Notice that (apart from bit position 0) the binary representation of bit position 2^n has a single 1 in its binary representation. The code bit at bit position 2^n is computed as the mod 2 sum (XOR) of all other bits *x* such that *x* has a 1 at the same place in its binary representation. For example, code bit 2 is the XOR of bits 3, 6, 7, 10, 11, 14, 15 ...166, 167; and code bit 128 is the XOR of all bits from 129 through 167 inclusive. After all of the other code bits have been calculated, code bit 0 is simply the XOR of all of the other bits, including the other code bits.

From an alternative point of view, the 1's in the binary representation of a given data bit's position indicate the code bits affected by the data bit. For example, data bit 99 (0b01100011) is XOR'ed into code bits 1, 2, 32, and 64.

29.4.1.2.2 SCC Key Checking

The SCC checks the key using the Hamming Code. If there are any errors in the key, the SCC refuses to use it. In addition, the SCC checks the key against several known weak keys, which it also refuses to use. Figure 29-19 shows a list of hexadecimal key patterns that are checked (x means don't care); no key matching any of these patterns should be programmed into Fuse Bank 1.

```
00000000000000_xxxxxxxxxxxxxx_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_00000000000000_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_xxxxxxxxxxxxxx_00000000000000
FFFFFFFFFFFFFF_xxxxxxxxxxxxxx_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_FFFFFFFFFFFFFF_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_xxxxxxxxxxxxxx_FFFFFFFFFFFFFF
0000000FFFFFFF_xxxxxxxxxxxxxx_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_0000000FFFFFFF_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_xxxxxxxxxxxxxx_0000000FFFFFFF
FFFFFFF0000000_xxxxxxxxxxxxxx_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_FFFFFFF0000000_xxxxxxxxxxxxxx
xxxxxxxxxxxxxx_xxxxxxxxxxxxxx_FFFFFFF0000000
55555555555555_AAAAAAAAAAAAAA_33333333333333
AAAAAAAAAAAAAA_55555555555555_CCCCCCCCCCCCCC
```

Figure 29-19. Known Weak SCC Key Patterns

29.4.1.3 Fuse Bank 2

Fuse Bank 2 contains a Unique ID (UID) consisting of fab ID, lot and wafer number, and die coordinates. The first 64 bits of this bank are usable by OS such Microsoft PocketPC, which require a unique device ID.

Together, the hardware-visible control signals (Fuse Bank 0) and the UID (Fuse Bank 2) comprise the legacy IIM signals that were previously implemented in an array of 128 laser fuses.

29.4.1.4 Software-Controllable Volatile Signals

The IIM implements up to 28 software-controllable, hardware-visible, volatile control signals. These are implemented in four 8-bit registers, each with a lock bit to inhibit modification of the associated register until the IIM is reset. These 28 signals may all drive SoC-level nets. They are always software-readable, but can only be modified by software if the Lock bit (bit 7) is not set in the register. The sequence for modifying these bits is shown in Figure 29-20.



Figure 29-20. SCS Register Write Sequence

29.4.2 Fuse Box Interface

The IIM is designed to mate with up to up to eight fuse boxes, each consisting of up to 2048 laser- or eFuses. Both laser fuse and eFuse boxes share a common interface as shown in Figure 29-21.

29.4.2.1 Fuse Box Signals



Figure 29-21. Fuse Box Interface

The signals are summarized from the fuse box's perspective in Table 29-18.

Table 29-18. Fuse Box Signal Overview

Signal Name	Signal Type	Signal Description
epm_clk32	Input	The 32.768 kHz clock used in the fuse box to time the program operation. This clock is not utilized in the IIM module.
epm_reset_b	Input	Reset signal. The reset is the early reset that negates 200us before system reset.

Table 29-18. Fuse Box Signal Overview (continued)

Signal Name	Signal Type	Signal Description
epm_addr[10:0]	Input	This bus provides the address for a read or program operation. Read operations are done on a per-word (8-bit) basis, so the word address is carried on address[10:3]. Program operations are done on a bit-basis, so the bit address is carried on address[10:0]. Address bits [2:0] carry the bit location in the byte,
epm_select	Input	This signal starts a read/program operation. The fuse box senses the rising edge of this signal to start the operation. On the rising edge, the address, operation to perform and program data are latched. This signal must remain asserted throughout the read/program operation. There is one select signal for each fuse bank.
epm_read_prog	Input	This signal selects whether the current operation is a read or program cycle. This signal is latched into the fuse box on the rising edge of epm_select.
epm_read_sense0	Input	This signal allows sensing of the 0 (unblown) state to be stressed. When asserted (high), the sense circuitry is configured to stress the sensing of the 0 (unblown) state. This can be useful in detecting marginally blown fuses.This signal is latched by the fuse box on the rising edge of epm_select.
epm_read_sense1	Input	This signal allows sensing of the 1 (blown) state to be stressed. When asserted (high), the sense circuitry is configured to stress the sensing of the 1 (blown) state. This can be useful in detecting marginally blown fuses. This can be useful in detecting marginally blown fuses.This signal is latched by the fuse box on the rising edge of epm_select.
epm_ready	Output	This signal indicates the progress of the current read/program cycle. De-asserted (low) indicates that the operation is in progress. Asserted (high) indicates that the operation is in progress. The IIM must wait for the fuse box to assert this signal before sending another command to the fuse box.
epm_data[7:0]	Output	This bus carries the read data from the fuse box during a read cycle.
epm_scane	Input	This signal indicates whether the fuse box is scannable using JTAG. De-asserting this signal (that is, tying it or driving it low) inhibits any scan access to the fuse box.
epm_pgm_length[2:0]	Input	These signals define the length of the program pulse.
fusebox_override	Output	Fuse box override signal to IIM
sjc_tdi	Input	TDI serial input from the JTAG
sjc_capture_dr	Input	Capture data control signal from JTAG
sjc_update_dr	Input	Update data control signal from JTAG
sjc_shift_dr	Input	Shift data control from JTAG
sjc_tck	Input	TCK clock input
ipt_sjc_fusebox_serial_ac_en	Input	Fuse box channel access enable signal from JTAG
fusebox_tdo	Output	TDO output from the fuse box.

29.4.2.2 Fuse Box Operations

All fuse box operations are self-timed and begin relative to the rising edge on the select line. Most interface signals are shared by all four fuse boxes. Only the fuse box selects (epm_select), read data (epm_data) and ready status (epm_ready) signals are unique to each fuse box. The 32 kHz clock is not used within the IIM.

It is passed through to the fuse box to time program operations. The clock distributed to the fuse boxes should be gated on only during fuse box operations.

29.4.2.2.1 Sense Operations

Sense operations are done on a per-word (8-bit) basis. The target word is specified by the address lines epm_addr[10:3]. The bottom three address lines (bit-select lines) are ignored in a sense operation. The timing for fuse word sense cycles is shown in Figure 29-22. This timing diagram shows one sense cycle followed by the start of a second sense, demonstrating how quickly one sense can follow another. Each sense command is registered on the rising edge of epm_select[x]. Each fuse box has its own select line and the index [x] corresponds to the selected fuse box. The address (epm_addr[10:3]) and sense command (epm_read_prog) must be stable t_{sels} before the rising edge of epm_select and must remain stable at least t_{selh} hold time beyond the rising edge. epm_ready is negated t_{nrdy} after the command is registered, indicating that the fuse box is busy. After a t_{dv} delay the data is made available on epm_data[7:0] and the epm_ready acknowledge signal is asserted t_{ready} after the initial assertion of epm_select[x]. The IIM synchronizes epm_ready and the data to the ipg_clk_s clock and drives the synchronized data onto the IP bus. This time is signified by t_{sync} in Figure 29-22 and is determined by the IIM design. Once the read data has been latched, epm_select is negated by the IIM. epm_select must remain negated a minimum cycle to cycle delay of t_{ccd} before the next cycle (sense or program) may begin. The epm_data signal remains in a steady state until replaced by data from a subsequent sense cycle. See Table 29-19 for specific timing values.



Figure 29-22. Fuse Box Sense Cycle Timing

29.4.2.2.2 Programming Operations

Fuse programming is done on a per-bit basis. The target bit is specified by the full address bus (epm_addr[10:0]). Program operations can only blow fuses (change them from logic 0 to logic 1), so there is no program data bus associated with the fuse box. The timing for a program operation is shown in Figure 29-23. As in the read cycle, the address and program command are latched on the rising edge of epm_select. Both address and data must be set t_{sels} ahead of the rising edge and remain held t_{selh} past the edge. Once the program command is registered, the fuse box negates the epm_ready signal after a delay of t_{nrdy}. On the next rising edge of the 32 kHz clock, the fuse box initiates the program operation. After the specified number of 32 kHz clocks (determined by epm_pgm_length[1:0]), the fuse box completes the programming operation and asserts the epm_ready signal. The IIM synchronizes the ready response to the ipg_clock during the period t_{sync}. After recognizing that the program operation has completed, the IIM negates the epm_select signal. See Table 29-19 for specific timing values.

Table 29-19. Timing Values

Description	Designator	Timing Value
Setup time to select active edge	t_{sels}	2 ns
Hold time after select active edge	t_{selh}	2 ns

Table 29-19. Timing Values (continued)

Description	Designator	Timing Value
Delay from select to ready negation	t_{nrdy}	250 ps
Data valid after select active edge	t_{dv}	50 ns~100 ns
Ready signal asserted after select active edge (read only)	t_{ready}	tdv + 2 ns
Ready signal asserted after select active edge (program only)	t_{ready}	(epm_program_length) * $period_{32\ kHz}$
Data and ready IP clock synchronization delay	t_{sync}	Average 2 IP bus clocks
Minimum cycle-to-cycle delay	t_{ccd}	5 ns

A timing diagram for a fuse programming operation is shown in Figure 29-23.



The 1st rising edge after epm_select

Figure 29-23. Fuse Program Cycle Timing

NOTE

The IIM controller must determine that the target fuse bank is indeed an eFuse bank (not a laser fuse bank) before allowing the program cycle to proceed. This is determined by examining the appropriate fuse_type signal, which is fixed to b'111 for eFuse banks.

29.4.3 Fuse Value Storage

The values of fuses are read from one of three places:

- The software fuse value shadow cache
- The hardware-visible fuse value shadow cache, which drives SoC nets
- The fuse elements themselves (by sensing the fuses)

Fuse values are cached to reduce the risk of accidental programming of eFuses due to repeated sense operations, and to reduce power consumption associated with sense cycles.

29.4.3.1 Software Fuse Value Shadow Cache

Each word in the software fuse value cache RAM includes a valid bit and a parity bit, as shown in Figure 29-24. The parity bit reflects the parity of the data bits only (not including the valid bit).



Figure 29-24. Software Cache Word Format

All bits are set to 0 when IIM comes out of reset, or when one of the fuse word bits is reprogrammed (see Figure 29-30). When a fuse word is read, the IIM first attempts to read it from the cache (except for the hardware-visible fuses; see Section 29.4.3.2, "Hardware-Visible Fuse Shadow Cache"). A sense cycle is only be run to the fuses if the parity bit disagrees with the data parity, or if the valid bit is not set. The overall cached fuse word read sequence is shown in Figure 29-28. The cache words and fuse words are one-to-one mapped.

29.4.3.2 Hardware-Visible Fuse Shadow Cache

Hardware-visible fuses include all fuses in Banks 0 and 1, as well as the Fuse Bank Access Control (FBAC) words of the other banks.The IIM must sense these fuses and write their values to the appropriate registers when it comes out of reset, and must ensure than any change to the fuses is also immediately reflected in the registers. The overall hardware-visible word read sequence is shown in Figure 29-27. Each word has a parity bit as shown in Figure 29-25.



Figure 29-25. Hardware Cache Word Format

If a parity error detected is on shadow cache, the IIM sets the error bit PARITYE, and reinitializes the error byte cache by sensing the fuse values.

29.4.4 Fuse Protection

Some fuses are used as protection bits, as described below.

29.4.4.1 Fuse Bank Protection Fuses

Each fuse bank has a number of protection fuses in the corresponding Fuse Bank Access Control (FBAC) word. These protection bits have the following functions:

- FBWP — controls whether the bank can be programmed
- FBOP — controls whether the bank can be overridden
- FBRP — controls whether the bank can be read
- FBSP — controls whether the bank can be scanned
- FBESP — control whether this bank can be sensed explicitly.

29.4.4.2 Word Lock Bits

HWV0, HWV1, HWV2 all have word lock bits in bit 7. The bits control whether the containing word can be overridden or programmed.

HAB has one word lock bit HAB_LOCK in bit 7 of HAB1 (fuse bank 0). This bit controls whether HAB can be overridden or programmed

SJC_CHALL has one word lock bit SJC_CHALL_LOCK in bit 1 of FBAC0. This bit controls whether SJC_CHALL can be overridden or programmed.

SCC_KEY has one word lock bit SCC_LOCK in bit 0 of FBAC1. This bit controls whether SCC_KEY can be overridden or programmed. SCC_KEY is non-readable by default (FBRP is not blown).

SJC_RESP has one word lock bit SJC_RESP_LOCK in bit 1 of FBAC1. This bit controls whether SJC_RESP can be read, overridden or programmed.

29.4.4.3 Scan Out Protection

To prevent hackers from scanning out the secret keys, specific logic is added (shown in Figure 29-26) to reset all the flip-flops in the IIM before entering scan mode.



Figure 29-26. Scan Out Protection Circuit

29.4.5 Fuse Bank Operations

29.4.5.1 Read Sequence

Fuses may be read using the IP bus interface from any bank that is not read-inhibited (that is, FBAC*x*[FBRP] is unblown). The read sequence from a HW-Visible Signals word is shown in Figure 29-27.



Figure 29-27. Hardware-visible Fuse Read

The read sequence to a cacheable fuse word is shown in Figure 29-28.



Figure 29-28. Software Fuse Read

29.4.5.2 Explicit Sense Sequence

An explicit sense sequence using the IP bus is depicted in Figure 29-29.



Figure 29-29. Explicit Sense Sequence

29.4.5.3 Programming Sequence

The software-controlled eFuse programming sequence using the IP bus is depicted in Figure 29-30.



Figure 29-30. eFuse Programming Sequence

Fuses may also be programmed directly using the JTAG interface, so long as the IIM asserts the appropriate epm_scane signal. The IIM is not involved in this programming sequence aside from allowing or disallowing it using the epm_scane signal.

Note that minimum program voltage is 2.775 Volts, maximum program voltage is 3.3 Volts. This must be taken into account when designing the architecture of an IC which includes eFuses. For complete parametric specifications, see the fuse box specification.

29.4.5.4 Override Sequence

The override sequence is depicted in Figure 29-31.



Figure 29-31. Fuse Value Override Sequence

29.5 Initialization/Application Information

29.5.1 Initialization

When the IIM comes out of reset, IIM automatically senses the hardware-visible fuses and writes their values into the appropriate registers. IIM also senses the Fuse Bank Access Control (FBAC) word from each of the fuse banks, and asserts or negates the epm_scane signal for each bank according to the corresponding FBSP bit value. Software fuses are not sensed until software makes a read request. The software cache is cleared on reset.

After the IIM comes out of reset, all the hardware-visible fuses must be read out to the hardware-visible cache within 200 µs in order to ensure that the hardware-visible fuses are loaded before the second reset at system level. IIM reads HWV2 first. iim_boot_int_ready is asserted after this read to indicate hardware-visible fuse value of BOOT_INT is valid. Then FBAC words of all banks are sensed out, the sequence of sensing of other fuses depends on the parameter definitions.

The initialization time depends on the number of hardware-visible fuses, as follows:

Initialization time = (number of hardware-visible fuse word)s x (100 ns+4 ipg_clk cycles) ***Eqn. 29-1***

After the initialization is complete the fuse_latched signal is asserted, as shown in Figure 29-32.



Figure 29-32. Timing Diagram of Initialization

29.5.2 Programming

After JTAG programming, reset must be applied to synchronize the fuse value to hardware-visible signal cache.

A wait period (estimated to be at least 20 µs) is required between programming and sensing operations.

Chapter 30
IPMUX

30.1 Introduction

Figure 30-1 is the IPMUX block diagram. It illustrates the IPMUX ports (inputs and outputs), the three IPMUX sub-blocks and their interconnections.



Figure 30-1. IPMUX Block Diagram

30.2 Overview

ARM/DSP platforms should be connected to most of the peripherals by the IP (also denoted IPS) bus interface. The connection between the peripherals and the ARM/DSP platform cannot be made directly, although the ARM9/ARM11/DSP platforms convert the AHB-Lite/Q-Bus bus interface to the IPS bus interface by means of the AIPI/AIPS/Q2SB modules accordingly. This is for two main reasons: the

platforms implement only one full set of IPS signals (thus muxing is required), and the platforms may run at different frequencies than the peripherals (thus synchronization is required). Hence the necessity for a block that is a bridge (gasket) between the ARM/DSP platform and the peripherals' IPS bus interface. Also, to minimize the clock toggles on the IPS bus interface, thereby reducing power, the IPMUX also implements the IPS bus gated clocks for the peripherals, which toggle only when a peripheral is actually accessed.

30.3 Features

The IPMUX includes the following features:

- Muxing of all the IP peripherals ips_rdata buses and response signals (ips_xfr_wait, ips_xfr_err) since ARM9 platform AIPI, ARM11 platform AIPS and DSP platform Q2SB can get only one set of these signals.
- Synchronizing the IPS protocol between the ARM/DSP platform (master, usually faster) and the peripherals (slaves, usually slower).
- Generating the peripherals bus clocks (IPG gated clocks active only on IPS accesses).

The IPMUX design is based on the assumption that the posedges of both Master & Slave clocks are synchronized. Practically the above assumption means that master_frequency/slave_frequency is N or 1/N where N is a positive integer: N=1, 2, 3, ...

30.4 Modes of Operation

The IPMUX has two modes of operation, dependent on the value of the master_equal_slave input:

- IPS synchronization mode (master_equal_slave negated)

  This mode should be used whenever the master clock and the slave clock are not equal and hence IPS protocol synchronization is required.

  To enter this mode the master_equal_slave input must be driven low.
- IPS synchronization bypass mode (master_equal_slave asserted)

  This mode may be used whenever the master clock and the slave clock are equal and hence IPS protocol synchronization is not required. When not using this mode in this case the block will function correctly, however, cycles may be wasted in each IPS access.

  To enter this mode the master_equal_slave input must be driven high.

30.5 External Signal Description

30.6 Overview

Table 30-1 lists all the external signals (ports) of the IPMUX along with their direction and short description. Since the IPMUX is internally connected in the SOC (none of its signals is connected to pads) a simplified table format is used.

Table 30-1. IPMUX Signals

Port Name	Direction	Function
Global Signals		
ipg_hard_async_reset_b	input	Hardware Asynch. Reset; negates synchronously
master_clk	input	The IPS Master Clock
slave_clk	input	The IPS Slave (peripheral) Clock
ipt_se_gatedclk	input	scan enable control for clock gating logic
master_equal_slave	input	Notify that master clock frequency equals slave clock frequency. If asserted synchronization logic is bypassed
master_module_en_nonglobal	input	Indication from ARM11 platform that one of the 32 ips_module_en is asserted or: indication from DSP platform that one of the 33 ips_module_en is asserted
IPS Master Signals		
master_module_en0	input	ips_module_en from IPS Master for IPS Slave #0
master_module_en1	input	ips_module_en from IPS Master for IPS Slave #1
master_module_en2	input	ips_module_en from IPS Master for IPS Slave #2
master_module_en3	input	ips_module_en from IPS Master for IPS Slave #3
master_module_en4	input	ips_module_en from IPS Master for IPS Slave #4
master_module_en5	input	ips_module_en from IPS Master for IPS Slave #5
master_module_en6	input	ips_module_en from IPS Master for IPS Slave #6
master_module_en7	input	ips_module_en from IPS Master for IPS Slave #7
master_module_en8	input	ips_module_en from IPS Master for IPS Slave #8
master_module_en9	input	ips_module_en from IPS Master for IPS Slave #9
master_module_en10	input	ips_module_en from IPS Master for IPS Slave #10
master_module_en11	input	ips_module_en from IPS Master for IPS Slave #11
master_module_en12	input	ips_module_en from IPS Master for IPS Slave #12
master_module_en13	input	ips_module_en from IPS Master for IPS Slave #13
master_module_en14	input	ips_module_en from IPS Master for IPS Slave #14
master_module_en15	input	ips_module_en from IPS Master for IPS Slave #15
master_module_en16	input	ips_module_en from IPS Master for IPS Slave #16
master_module_en17	input	ips_module_en from IPS Master for IPS Slave #17
master_module_en18	input	ips_module_en from IPS Master for IPS Slave #18
master_module_en19	input	ips_module_en from IPS Master for IPS Slave #19
master_module_en20	input	ips_module_en from IPS Master for IPS Slave #20
master_module_en21	input	ips_module_en from IPS Master for IPS Slave #21
master_module_en22	input	ips_module_en from IPS Master for IPS Slave #22
master_module_en23	input	ips_module_en from IPS Master for IPS Slave #23
master_module_en24	input	ips_module_en from IPS Master for IPS Slave #24
master_module_en25	input	ips_module_en from IPS Master for IPS Slave #25
master_module_en26	input	ips_module_en from IPS Master for IPS Slave #26
master_module_en27	input	ips_module_en from IPS Master for IPS Slave #27
master_module_en28	input	ips_module_en from IPS Master for IPS Slave #28
master_module_en29	input	ips_module_en from IPS Master for IPS Slave #29
master_module_en30	input	ips_module_en from IPS Master for IPS Slave #30
master_module_en31	input	ips_module_en from IPS Master for IPS Slave #31

Table 30-1. IPMUX Signals (Continued)

Port Name	Direction	Function
master_module_en32	input	ips_module_en from IPS Master for IPS Slave #32 dedicated slot for ips_module_en_glbl0 signal from ARM or ips_module_en[32] from DSP platform
master_module_en33	input	ips_module_en from IPS Master for IPS Slave #33 dedicated slot for ips_module_en_glbl1 signal from ARM
master_rdata[31:0]	output	ips_rdata read data bus to IPS Master
master_xfr_err	output	IPS ips_xfr_err protocol signal to IPS Master
master_xfr_wait	output	IPS ips_xfr_wait protocol signal to IPS Master
IPS Slave Signals		
slave_ipg_clk_0	input	ipg_clk clock related to IPS Slave #0
slave_ipg_clk_1	input	ipg_clk clock related to IPS Slave #1
slave_ipg_clk_2	input	ipg_clk clock related to IPS Slave #2
slave_ipg_clk_3	input	ipg_clk clock related to IPS Slave #3
slave_ipg_clk_4	input	ipg_clk clock related to IPS Slave #4
slave_ipg_clk_5	input	ipg_clk clock related to IPS Slave #5
slave_ipg_clk_6	input	ipg_clk clock related to IPS Slave #6
slave_ipg_clk_7	input	ipg_clk clock related to IPS Slave #7
slave_ipg_clk_8	input	ipg_clk clock related to IPS Slave #8
slave_ipg_clk_9	input	ipg_clk clock related to IPS Slave #9
slave_ipg_clk_10	input	ipg_clk clock related to IPS Slave #10
slave_ipg_clk_11	input	ipg_clk clock related to IPS Slave #11
slave_ipg_clk_12	input	ipg_clk clock related to IPS Slave #12
slave_ipg_clk_13	input	ipg_clk clock related to IPS Slave #13
slave_ipg_clk_14	input	ipg_clk clock related to IPS Slave #14
slave_ipg_clk_15	input	ipg_clk clock related to IPS Slave #15
slave_ipg_clk_16	input	ipg_clk clock related to IPS Slave #16
slave_ipg_clk_17	input	ipg_clk clock related to IPS Slave #17
slave_ipg_clk_18	input	ipg_clk clock related to IPS Slave #18
slave_ipg_clk_19	input	ipg_clk clock related to IPS Slave #19
slave_ipg_clk_20	input	ipg_clk clock related to IPS Slave #20
slave_ipg_clk_21	input	ipg_clk clock related to IPS Slave #21
slave_ipg_clk_22	input	ipg_clk clock related to IPS Slave #22
slave_ipg_clk_23	input	ipg_clk clock related to IPS Slave #23
slave_ipg_clk_24	input	ipg_clk clock related to IPS Slave #24
slave_ipg_clk_25	input	ipg_clk clock related to IPS Slave #25
slave_ipg_clk_26	input	ipg_clk clock related to IPS Slave #26
slave_ipg_clk_27	input	ipg_clk clock related to IPS Slave #27
slave_ipg_clk_28	input	ipg_clk clock related to IPS Slave #28
slave_ipg_clk_29	input	ipg_clk clock related to IPS Slave #29
slave_ipg_clk_30	input	ipg_clk clock related to IPS Slave #30
slave_ipg_clk_31	input	ipg_clk clock related to IPS Slave #31
slave_ipg_clk_32	input	ipg_clk clock related to IPS Slave #32
slave_ipg_clk_33	input	ipg_clk clock related to IPS Slave #33

Table 30-1. IPMUX Signals (Continued)

Port Name	Direction	Function
slave_ipg_clk_s0	output	ipg_clk_s gated clock (bus clock) to IPS Slave #0
slave_ipg_clk_s1	output	ipg_clk_s gated clock (bus clock) to IPS Slave #1
slave_ipg_clk_s2	output	ipg_clk_s gated clock (bus clock) to IPS Slave #2
slave_ipg_clk_s3	output	ipg_clk_s gated clock (bus clock) to IPS Slave #3
slave_ipg_clk_s4	output	ipg_clk_s gated clock (bus clock) to IPS Slave #4
slave_ipg_clk_s5	output	ipg_clk_s gated clock (bus clock) to IPS Slave #5
slave_ipg_clk_s6	output	ipg_clk_s gated clock (bus clock) to IPS Slave #6
slave_ipg_clk_s7	output	ipg_clk_s gated clock (bus clock) to IPS Slave #7
slave_ipg_clk_s8	output	ipg_clk_s gated clock (bus clock) to IPS Slave #8
slave_ipg_clk_s9	output	ipg_clk_s gated clock (bus clock) to IPS Slave #9
slave_ipg_clk_s10	output	ipg_clk_s gated clock (bus clock) to IPS Slave #10
slave_ipg_clk_s11	output	ipg_clk_s gated clock (bus clock) to IPS Slave #11
slave_ipg_clk_s12	output	ipg_clk_s gated clock (bus clock) to IPS Slave #12
slave_ipg_clk_s13	output	ipg_clk_s gated clock (bus clock) to IPS Slave #13
slave_ipg_clk_s14	output	ipg_clk_s gated clock (bus clock) to IPS Slave #14
slave_ipg_clk_s15	output	ipg_clk_s gated clock (bus clock) to IPS Slave #15
slave_ipg_clk_s16	output	ipg_clk_s gated clock (bus clock) to IPS Slave #16
slave_ipg_clk_s17	output	ipg_clk_s gated clock (bus clock) to IPS Slave #17
slave_ipg_clk_s18	output	ipg_clk_s gated clock (bus clock) to IPS Slave #18
slave_ipg_clk_s19	output	ipg_clk_s gated clock (bus clock) to IPS Slave #19
slave_ipg_clk_s20	output	ipg_clk_s gated clock (bus clock) to IPS Slave #20
slave_ipg_clk_s21	output	ipg_clk_s gated clock (bus clock) to IPS Slave #21
slave_ipg_clk_s22	output	ipg_clk_s gated clock (bus clock) to IPS Slave #22
slave_ipg_clk_s23	output	ipg_clk_s gated clock (bus clock) to IPS Slave #23
slave_ipg_clk_s24	output	ipg_clk_s gated clock (bus clock) to IPS Slave #24
slave_ipg_clk_s25	output	ipg_clk_s gated clock (bus clock) to IPS Slave #25
slave_ipg_clk_s26	output	ipg_clk_s gated clock (bus clock) to IPS Slave #26
slave_ipg_clk_s27	output	ipg_clk_s gated clock (bus clock) to IPS Slave #27
slave_ipg_clk_s28	output	ipg_clk_s gated clock (bus clock) to IPS Slave #28
slave_ipg_clk_s29	output	ipg_clk_s gated clock (bus clock) to IPS Slave #29
slave_ipg_clk_s30	output	ipg_clk_s gated clock (bus clock) to IPS Slave #30
slave_ipg_clk_s31	output	ipg_clk_s gated clock (bus clock) to IPS Slave #31
slave_ipg_clk_s32	output	ipg_clk_s gated clock (bus clock) to IPS Slave #32
slave_ipg_clk_s33	output	ipg_clk_s gated clock (bus clock) to IPS Slave #33
slave_module_en0	output	ips_module_en to IPS Slave #0
slave_module_en1	output	ips_module_en to IPS Slave #1
slave_module_en2	output	ips_module_en to IPS Slave #2
slave_module_en3	output	ips_module_en to IPS Slave #3
slave_module_en4	output	ips_module_en to IPS Slave #4
slave_module_en5	output	ips_module_en to IPS Slave #5
slave_module_en6	output	ips_module_en to IPS Slave #6
slave_module_en7	output	ips_module_en to IPS Slave #7
slave_module_en8	output	ips_module_en to IPS Slave #8

Table 30-1. IPMUX Signals (Continued)

Port Name	Direction	Function
slave_module_en9	output	ips_module_en to IPS Slave #9
slave_module_en10	output	ips_module_en to IPS Slave #10
slave_module_en11	output	ips_module_en to IPS Slave #11
slave_module_en12	output	ips_module_en to IPS Slave #12
slave_module_en13	output	ips_module_en to IPS Slave #13
slave_module_en14	output	ips_module_en to IPS Slave #14
slave_module_en15	output	ips_module_en to IPS Slave #15
slave_module_en16	output	ips_module_en to IPS Slave #16
slave_module_en17	output	ips_module_en to IPS Slave #17
slave_module_en18	output	ips_module_en to IPS Slave #18
slave_module_en19	output	ips_module_en to IPS Slave #19
slave_module_en20	output	ips_module_en to IPS Slave #20
slave_module_en21	output	ips_module_en to IPS Slave #21
slave_module_en22	output	ips_module_en to IPS Slave #22
slave_module_en23	output	ips_module_en to IPS Slave #23
slave_module_en24	output	ips_module_en to IPS Slave #24
slave_module_en25	output	ips_module_en to IPS Slave #25
slave_module_en26	output	ips_module_en to IPS Slave #26
slave_module_en27	output	ips_module_en to IPS Slave #27
slave_module_en28	output	ips_module_en to IPS Slave #28
slave_module_en29	output	ips_module_en to IPS Slave #29
slave_module_en30	output	ips_module_en to IPS Slave #30
slave_module_en31	output	ips_module_en to IPS Slave #31
slave_module_en32	output	ips_module_en to IPS Slave #32
slave_module_en33	output	ips_module_en to IPS Slave #33
slave_rdata0[31:0]	input	ips_rdata bus from IPS Slave #0
slave_rdata1[31:0]	input	ips_rdata bus from IPS Slave #1
slave_rdata2[31:0]	input	ips_rdata bus from IPS Slave #2
slave_rdata3[31:0]	input	ips_rdata bus from IPS Slave #3
slave_rdata4[31:0]	input	ips_rdata bus from IPS Slave #4
slave_rdata5[31:0]	input	ips_rdata bus from IPS Slave #5
slave_rdata6[31:0]	input	ips_rdata bus from IPS Slave #6
slave_rdata7[31:0]	input	ips_rdata bus from IPS Slave #7
slave_rdata8[31:0]	input	ips_rdata bus from IPS Slave #8
slave_rdata9[31:0]	input	ips_rdata bus from IPS Slave #9
slave_rdata10[31:0]	input	ips_rdata bus from IPS Slave #10
slave_rdata11[31:0]	input	ips_rdata bus from IPS Slave #11
slave_rdata12[31:0]	input	ips_rdata bus from IPS Slave #12
slave_rdata13[31:0]	input	ips_rdata bus from IPS Slave #13
slave_rdata14[31:0]	input	ips_rdata bus from IPS Slave #14
slave_rdata15[31:0]	input	ips_rdata bus from IPS Slave #15
slave_rdata16[31:0]	input	ips_rdata bus from IPS Slave #16
slave_rdata17[31:0]	input	ips_rdata bus from IPS Slave #17

Table 30-1. IPMUX Signals (Continued)

Port Name	Direction	Function
slave_rdata18[31:0]	input	ips_rdata bus from IPS Slave #18
slave_rdata19[31:0]	input	ips_rdata bus from IPS Slave #19
slave_rdata20[31:0]	input	ips_rdata bus from IPS Slave #20
slave_rdata21[31:0]	input	ips_rdata bus from IPS Slave #21
slave_rdata22[31:0]	input	ips_rdata bus from IPS Slave #22
slave_rdata23[31:0]	input	ips_rdata bus from IPS Slave #23
slave_rdata24[31:0]	input	ips_rdata bus from IPS Slave #24
slave_rdata25[31:0]	input	ips_rdata bus from IPS Slave #25
slave_rdata26[31:0]	input	ips_rdata bus from IPS Slave #26
slave_rdata27[31:0]	input	ips_rdata bus from IPS Slave #27
slave_rdata28[31:0]	input	ips_rdata bus from IPS Slave #28
slave_rdata29[31:0]	input	ips_rdata bus from IPS Slave #29
slave_rdata30[31:0]	input	ips_rdata bus from IPS Slave #30
slave_rdata31[31:0]	input	ips_rdata bus from IPS Slave #31
slave_rdata32[31:0]	input	ips_rdata bus from IPS Slave #32
slave_rdata33[31:0]	input	ips_rdata bus from IPS Slave #33
slave_xfr_err0	input	ips_xfr_err signal from IPS Slave #0
slave_xfr_err1	input	ips_xfr_err signal from IPS Slave #1
slave_xfr_err2	input	ips_xfr_err signal from IPS Slave #2
slave_xfr_err3	input	ips_xfr_err signal from IPS Slave #3
slave_xfr_err4	input	ips_xfr_err signal from IPS Slave #4
slave_xfr_err5	input	ips_xfr_err signal from IPS Slave #5
slave_xfr_err6	input	ips_xfr_err signal from IPS Slave #6
slave_xfr_err7	input	ips_xfr_err signal from IPS Slave #7
slave_xfr_err8	input	ips_xfr_err signal from IPS Slave #8
slave_xfr_err9	input	ips_xfr_err signal from IPS Slave #9
slave_xfr_err10	input	ips_xfr_err signal from IPS Slave #10
slave_xfr_err11	input	ips_xfr_err signal from IPS Slave #11
slave_xfr_err12	input	ips_xfr_err signal from IPS Slave #12
slave_xfr_err13	input	ips_xfr_err signal from IPS Slave #13
slave_xfr_err14	input	ips_xfr_err signal from IPS Slave #14
slave_xfr_err15	input	ips_xfr_err signal from IPS Slave #15
slave_xfr_err16	input	ips_xfr_err signal from IPS Slave #16
slave_xfr_err17	input	ips_xfr_err signal from IPS Slave #17
slave_xfr_err18	input	ips_xfr_err signal from IPS Slave #18
slave_xfr_err19	input	ips_xfr_err signal from IPS Slave #19
slave_xfr_err20	input	ips_xfr_err signal from IPS Slave #20
slave_xfr_err21	input	ips_xfr_err signal from IPS Slave #21
slave_xfr_err22	input	ips_xfr_err signal from IPS Slave #22
slave_xfr_err23	input	ips_xfr_err signal from IPS Slave #23
slave_xfr_err24	input	ips_xfr_err signal from IPS Slave #24
slave_xfr_err25	input	ips_xfr_err signal from IPS Slave #25
slave_xfr_err26	input	ips_xfr_err signal from IPS Slave #26

Table 30-1. IPMUX Signals (Continued)

Port Name	Direction	Function
slave_xfr_err27	input	ips_xfr_err signal from IPS Slave #27
slave_xfr_err28	input	ips_xfr_err signal from IPS Slave #28
slave_xfr_err29	input	ips_xfr_err signal from IPS Slave #29
slave_xfr_err30	input	ips_xfr_err signal from IPS Slave #30
slave_xfr_err31	input	ips_xfr_err signal from IPS Slave #31
slave_xfr_err32	input	ips_xfr_err signal from IPS Slave #32
slave_xfr_err33	input	ips_xfr_err signal from IPS Slave #33
slave_xfr_wait0	input	ips_xfr_wait signal from IPS Slave #0
slave_xfr_wait1	input	ips_xfr_wait signal from IPS Slave #1
slave_xfr_wait2	input	ips_xfr_wait signal from IPS Slave #2
slave_xfr_wait3	input	ips_xfr_wait signal from IPS Slave #3
slave_xfr_wait4	input	ips_xfr_wait signal from IPS Slave #4
slave_xfr_wait5	input	ips_xfr_wait signal from IPS Slave #5
slave_xfr_wait6	input	ips_xfr_wait signal from IPS Slave #6
slave_xfr_wait7	input	ips_xfr_wait signal from IPS Slave #7
slave_xfr_wait8	input	ips_xfr_wait signal from IPS Slave #8
slave_xfr_wait9	input	ips_xfr_wait signal from IPS Slave #9
slave_xfr_wait10	input	ips_xfr_wait signal from IPS Slave #10
slave_xfr_wait11	input	ips_xfr_wait signal from IPS Slave #11
slave_xfr_wait12	input	ips_xfr_wait signal from IPS Slave #12
slave_xfr_wait13	input	ips_xfr_wait signal from IPS Slave #13
slave_xfr_wait14	input	ips_xfr_wait signal from IPS Slave #14
slave_xfr_wait15	input	ips_xfr_wait signal from IPS Slave #15
slave_xfr_wait16	input	ips_xfr_wait signal from IPS Slave #16
slave_xfr_wait17	input	ips_xfr_wait signal from IPS Slave #17
slave_xfr_wait18	input	ips_xfr_wait signal from IPS Slave #18
slave_xfr_wait19	input	ips_xfr_wait signal from IPS Slave #19
slave_xfr_wait20	input	ips_xfr_wait signal from IPS Slave #20
slave_xfr_wait21	input	ips_xfr_wait signal from IPS Slave #21
slave_xfr_wait22	input	ips_xfr_wait signal from IPS Slave #22
slave_xfr_wait23	input	ips_xfr_wait signal from IPS Slave #23
slave_xfr_wait24	input	ips_xfr_wait signal from IPS Slave #24
slave_xfr_wait25	input	ips_xfr_wait signal from IPS Slave #25
slave_xfr_wait26	input	ips_xfr_wait signal from IPS Slave #26
slave_xfr_wait27	input	ips_xfr_wait signal from IPS Slave #27
slave_xfr_wait28	input	ips_xfr_wait signal from IPS Slave #28
slave_xfr_wait29	input	ips_xfr_wait signal from IPS Slave #29
slave_xfr_wait30	input	ips_xfr_wait signal from IPS Slave #30
slave_xfr_wait31	input	ips_xfr_wait signal from IPS Slave #31
slave_xfr_wait32	input	ips_xfr_wait signal from IPS Slave #32
slave_xfr_wait33	input	ips_xfr_wait signal from IPS Slave #33

30.7 Detailed Signal Descriptions

Following is a detailed description of the above signals.

IPS bus interface signals are detailed in SRS 3.1 section 4.

All IPS bus interface signals should meet the timing requirements listed for IPS target/initiator in the SRS 3.1 documents.

30.7.1 ipg_hard_async_reset_b

Input hardware Asynchronous reset, negates synchronously. Active low.

30.7.2 master_clk

Input IPS Master Clock. This clock is aligned with the clock which toggles the IPS Master F.F.s

30.7.3 slave_clk

Input IPS Slave (peripheral) Clock. This clock is aligned with the clock which toggles the IPS Slave F.F.s

30.7.4 ipt_se_gatedclk

Input Scan enable control for clock gating logic. Active high. Allows controllability of the clock gating in scan mode.

30.7.5 master_equal_slave

Input notify that the IPS Master clock frequency equals Slave clock frequency.

If asserted synchronization logic is bypassed to reduce clock cycles waste for synchronizing the IPS Master/Slave protocol.

When this signal is low (master_equal_slave==1’b0) the IPMUX is in: “IPS synchronization mode”, when high (master_equal_slave==1’b1) the IPMUX is in: “IPS synchronization bypass mode”

30.7.6 master_module_en_nonglobal

Input indication from ARM11 platform that one of the 32 module_en is asserted or indication from DSP platform that one of the 33 module_en is asserted. This is actually an “OR” function of ip_module_en<x> signals. Note that for ARM11 platform when the ips_module_en_glbl are active, master_module_en_nonglobal will not be active. Also note that the name of DSP platform port that should be connected to this IPMUX port is: ip_module_en_global.

30.7.7 master_module_en0, master_module_en1, ... master_module_en33

Input ips_module_en signal from IPS Master for IPS Slave #0 through IPS Slave #33 respectively.

When master_module_en<x> is asserted by the IPS Master, an access to IPS Slave (peripheral) #x is initiated.

master_module_en<x> inputs that are not used, should be tied low (0).

30.7.8 master_rdata[31:0]

Output IPS 32 bits read data bus to IPS Master.

30.7.9 master_xfr_err

Output IPS transfer error protocol signal (ips_xfr_err) to IPS Master.

When high indicates that the current access should be ignored.

30.7.10 master_xfr_wait

Output IPS transfer wait protocol signal (ips_xfr_wait) to IPS Master.

When high indicated that the Slave insert wait states: for write accesses the write data and controls signals should be kept valid by the Master, in read accesses indicates that the data is not ready yet - the Master must keep control signals valid

30.7.11 slave_ipg_clk_0, slave_ipg_clk_1, ... slave_ipg_clk_33

Input clocks related to IPS Slave #0 through IPS Slave #33 respectively.

slave_ipg_clk<x> inputs that are not used, should be tied low (0).

30.7.12 slave_ipg_clk_s0, slave_ipg_clk_s1, ... slave_ipg_clk_s33

Output gated clocks (bus clock) to IPS Slave #0 through IPS Slave #33 respectively.

This clock toggles only when the corresponding slave_module_en is asserted.

30.7.13 slave_module_en0, slave_module_en1, ... slave_module_en33

Output IPS module enable signal to IPS Slave #0 through IPS Slave #33 respectively.

When slave_module_en<x> is asserted an access to IPS Slave (peripheral) #x is activated.

30.7.14 slave_rdata0[31:0], slave_rdata1[31:0], ... slave_rdata33[31:0]

Input IPS 32 bits read data bus from IPS Slave #0 through IPS Slave #33 respectively.

slave_rdata<x> inputs that are not used should be tied low (0).

Slaves with lower number of ips_rdata bits (8/16 bits peripherals) should be connected to the LSB bits of the slave_rdata<x> bus, while other bits should be tied low (0).

30.7.15 slave_xfr_err0, slave_xfr_err1, ... slave_xfr_err33

Input IPS transfer error protocol signal (ips_xfr_err) from IPS Slave #0 through IPS Slave #33 respectively.

slave_xfr_err<x> inputs that are not used should be tied high (1)

30.7.16 slave_xfr_wait0, slave_xfr_wait1, ... slave_xfr_wait33

Input IPS transfer wait protocol signal (ips_xfr_wait) from IPS Slave #0 through IPS Slave #33 respectively.

slave_xfr_wait<x> inputs that are not used should be tied low (0)

30.8 Memory Map/Register Definition

Not Available - IPMUX doesn’t have any status/configuration registers.

30.9 Functional Description

The IPMUX is consist of 3 sub blocks which implement the 3 different features of the block:

1. ipmux_mux—Implements the muxing of all the IP peripherals ips_rdata buses and response signals (ips_xfr_wait, ips_xfr_err)
2. ipmux_ipis—Implements the synchronization of the IPS protocol between the ARM/DSP platform (master) and the peripherals (slaves)
3. ipmux_clock_gating—Implements the IPG clock gating for the peripherals (IPG bus clocks), means generating IPG gated clocks which are active only on IPS accesses

The next subsections describes each sub block in details.

30.10 ipmux_mux (IPMUX MUX)

The ipmux_mux can get as inputs 34 sets of {ips_readta[31:0], ips_xfr_wait, ips_xfr_err} signals from 34 different IPS slaves peripherals and generates as output one set of those signals. It also routes the slave_module_en input from the ipmux_ipis sub-block to the activated peripheral.

The block diagram of the ipmux_mux is illustrated in Figure 30-2..



Figure 30-2. ipmux_mux Block Diagram

30.11 ipmux_ipis (IPMUX IPS Interface Synchronizer)

The ipmux_ipis is the IPMUX IP bus (also denoted IPS) interface synchronizing block which is responsible to synchronize the IPS bus protocol between IPS Master and IPS Slave which may toggle in different frequencies.

An assumption is made that both Master & Slave clocks are synchronized which practically means that master_frequency/slave_frequency is N or 1/N where N is a positive integer: N=1, 2, 3, ...

The above assumption enables not using synchronizers (double F.F.s) on signals which cross Master/Slave clock domains but using simple synchronizing state machine and logic which saves clock cycles.

The ipmux_ipis block diagram is illustrated in Figure 30-3

The main sub-block is ipmux_ipis_master_neq_slave_logic which is responsible for the IPS interface synchronizing between IPS Master and IPS Slave in case these clocks are not synchronized. Figure 30-4 and Figure 30-5 illustrates this sub-block functionality, which is controlled by a simple FSM.

The synchronization is basically done by controlling the slave_module_en signal goes to the slave and the master_xfr_wait signal which goes to the master. Sampling of slave_xfr_err and slave_rdata bus from the slave completes the synchronization task.

It can be shown that the ips_module_en signal and the ips_xfr_wait together play the major roles in the IP Interface (IPI) protocol and can be used directly to synchronize the handshake between master and slave.

Since IPS master and IPS slave may clock in different frequencies, the IPI protocol will operate at the lowest clock frequency. Three cases should be investigated:

1. Master clock and Slave clock are equal
2. Master clock is faster than Slave clock
3. Master clock is slower than Slave clock

Each one of the cases will be detailed described in section Section 30.14, “Timing Diagrams.”



Figure 30-3. ipmux_ipis Block Diagram



Figure 30-4. ipmux_ipis_master_neq_slave_logic block diagram part 1: ipmux_ipis_fsm

master_rdata_neq = slave_rdata sampled by slave_clk only if (ips_rwb == 1‘b1)&(master_module_en == 1‘b1)

master_xfr_err_neq = slave_xfr_err sampled by slave_clk only if (master_module_en == 1‘b1)

slave_module_en_neq = (state==IPS_ACCESS) | (state==IPS_WAIT)

master_xfr_wait_neq_not_sync = !(state==DATA_LOCK)

master_xfr_wait_neq = master_xfr_wait_neq_not_sync |
(!master_xfr_wait_neq_not_sync sampled with master_clk) <= see below figure



Figure 30-5. ipmux_ipis_master_neq_slave_logic block diagram part 1: Other Logic

30.12 ipmux_clock_gating (IPMUX Clock Gating)

The ipmux_clock_gating is the IPMUX clock gating sub-block which is responsible for generating the IPG gated clock, named also bus clock, for the 34 peripherals. Each gated clock will be toggling only when an IPS access is being activated for the specific peripheral. The gating which is done with the slave_module_en signal of each peripheral ensures minimum clock toggles for the proper functionality of the IPS bus interface and hence reduce power consumption.

The clock gating is done using the CMOS090LP library clock gating cells (sgclkn_seq_hivt_*). An ipt_se_gatedclk input signal to the ipmux_clock_gating sub-block will enable controllability of the clock gating during scan.

The ipmux_clock_gating block diagram is illustrated in Figure 30-6..



Figure 30-6. ipmux_clock_gating Block Diagram

30.13 Application Information

30.13.1 Connecting the IPMUX in the SOC

Figure 30-7. illustrates the connectivity of the IPMUX to the ARM11 platform and to the peripherals. Each IPMUX can handle up to 34 peripherals (IPS Slaves) connections, up to 32 data bits each. master_module_en33 (slot #33) should be used for module_en_glbl1 signal from ARM11 platform

master_module_en32 (slot #32) should be used for module_en_glbl0 signal from ARM11 platform or ips_module_en[32] from DSP platform

When less than 34 peripherals are connected:

- master_module_en* inputs that are not used should be tied low (0)
- slave_xfr_wait* inputs that are not used should be tied low (0)
- slave_xfr_err* inputs that are not used should be tied high (1)
- slave_rdata* inputs that are not used should be tied low (0)
- slave_ipg_clk* inputs that are not used should be tied low (0)

When less than 32 bit data peripheral is connected:

- The slave ips_rdata bus should be connected to the LSB of IPMUX slave_rdata bus
- The unused slave_rdata bits should be tied low (0)



Figure 30-7. IPMUX connectivity in SOC (IPMUX2 connectivity is partially shown)

30.14 Timing Diagrams

In this section IPMUX timing diagrams will be described to expand the understanding of the IPMUX functionality. For better clarity 3 cases will be discussed separately according to the relation between the Master clock and the Slave clock:

- Master clock equal Slave clock
- Master clock is faster than Slave clock
- Master clock is slower than Slave clock

30.14.1 Master clock equal Slave clock

The case that Master clock equal Slave clock is the regular IP interface (IPI) protocol.

Access to peripheral may take only 1 cycle or may be extended by the peripheral using the ips_xfr_wait indication.

Since the ARM/DSP Platform and all peripherals should be able, by definition, to communicate by the IPI protocol in this case we need just to directly transfer all of signals without any manipulation/processing on each of the signals involved. When master clock equal slave clock the master_equal_slave input of the IPMUX may be asserted high to bypass any synchronization logic and directly connect master signals to slave signals. If master_equal_slave input will remain low the IPMUX will functional correctly, however, each IPS access will take 2 clocks longer.

The IP interface protocol is described in the SRS 3.1 IPI section, including signals detailed description, timing requirements and timing diagrams. See the IP bus interface for more details.

30.14.2 Master clock is faster than Slave clock

In case that the Master (initiator) clock is faster than the Slave (target) clock, wait states should be added in order to synchronize the Master fast clock to the Slave slow clock.

The ipmux_ipis will push the master_xfr_wait to 1, by default. This will insert the number of wait states required until the Slave will acknowledge that it is ready by slave_xfr_wait = 0.

Figure 30-8. illustrates the timing diagram for 0 wait states read access in this case.

It should be cleared here:

1. that the signals: ips_rwb, ips_addr[11:0] and ips_wdata don’t require any special treatment and may be connected directly to the peripherals, since they are generated by the Master and held valid whenever the master_module_en is enabled.
2. the master_xfr_err signal is handled like the slave_rdata[31:0] signals as it can logically be treated as bit number 33 in the slave_rdata bus (in read cycles), indicates if the data is valid or not.

Hence, write accesses and the following signals are not shown in the timing diagram: ips_addr[11:0], ips_wdata



Figure 30-8. Master Clock Faster than Slave Clock—Timing Diagram (Read Access)

30.14.3 Master Clock is Slower than Slave clock

In case that the Master (initiator) clock is slower than the Slave (target) clock, the danger is that the response from the slave (xfr_wait & xfr_err) and the slave_rdata information will be lost, since not captured by the Master.

The ipmux_ipis samples the response signals, slave_xfr_wait & slave_xfr_err and the slave_rdata into F.Fs until the slow Master will be able to accept the information.

After the Master capture the information all F.Fs will be enabled again, and new access can be initialized.

Figure 30-9. illustrates the timing diagram for 2 sequential read accesses in this case.

Again, it should be cleared here:

1. that the signals: ips_rwb, ips_addr[11:0] and ips_wdata don’t require any special treatment and may be connected directly to the peripherals, since they are generated by the Master and held valid whenever the master_module_en is enabled.
2. the master_xfr_err signal is handled like the slave_rdata[31:0] signals as it can logically be treated as bit number 33 in the slave_rdata bus (in read cycles), indicates if the data is valid or not.

Hence, write accesses and the following signals are not shown in the timing diagram: ips_addr[11:0], ips_wdata



Figure 30-9. Master clock slower than Slave clock—Timing Diagram (2 read accesses)

30.15 Cycles Cost for IP Accesses

When the master clock is not equal to slave clock the IPMUX synchronization functionality cost clock cycles.

Table 30-2 describes the number of cycles added for all master clock / slave clock ratios.

Table 30-2. Cycles Cost for IP Accesses[1]

master_clk Frequency, HCLK (Period)	slave_clk Frequency (Period)	Number of Master Cycles (T multipliers) Required by AIPS		Maximum Added Master Cycles	Total Number of Master Cycles (T Multipliers) Required for Access	
		Read Access	Write Access		Read Access	Write Access
master_clk equal slave_clk (master_equal_slave == 1'b1)						
f (T)	f (T)	2	3	None (Direct Access)	2	3
master_clk equal slave_clk (master_equal_slave == 1'b0)						
f (T)	f (T)	2	3	2	4	5
master_clk faster than slave_clk						
f (T)	f/2 (2T)	2	3	$^{2}4$	6^{2}	7^{2}
f (T)	f/3 (3T)	2	3	6^{2}	8^{2}	9^{2}
f (T)	f/N (NT)	2	3	$2N^{2}$	$2N+2^{2}$	$2N+3^{2}$
master_clk slower than slave_clk						
f (T)	2F (T/2)	2	3	1	3	4
f (T)	3F (T/3)	2	3	None	2	3
f (T)	NF (T/N)	2	3	None	2	3

1 The table describes the number of cycles for each peripheral access.
It assumes 32 bit access to 32 bits peripheral or 16 bits access to 16 bits peripheral.
f is the master frequency (hclk); T is the master clock period (T=1/f)
2 This is the worst case value; it can be lower depending where the master clock "catches" the slave clock.

Chapter 31
Image Processing Unit (IPU)

The Image Processing Unit (IPU) is designed to support video and graphics processing functions and to interface to video/still image sensors and displays.

Figure 31-1 is a block diagram of the IPU.



Figure 31-1. IPU Block Diagram

31.1 Overview

31.1.1 Functions Performed

The IPU performs the following main functions:

- Capturing image data from a camera sensor or from a TV decoder. The captured image can be sent to preprocessing or stored in an external system memory for additional processing by the core.

- Preprocessing of data from the sensor or from the external system memory. There are two preprocessing channels according to the data destination - an encoder or a display (viewfinder mode). Preprocessing includes the following operations:
  - Downsizing with independent integer horizontal and vertical ratios
  - Resizing with independent fractional horizontal and vertical ratios
  - Color space conversion (YUV to RGB, RGB to YUV, YUV to different YUV)
  - Combining a video plane with a graphics plane (blending on graphics on top of video plane)
  - 90-degree rotation, up/down and left/right flipping of the image.
- Postprocessing of data from the external system memory. The core can invoke a number of postprocessing channels sequentially by re-programming the IPU after finish of previous channel frame processing. Postprocessing includes the following operations:
  - downsizing with independent integer horizontal and vertical ratios
  - resizing with independent fractional horizontal and vertical ratios
  - color space conversion (YUV to RGB, RGB to YUV, YUV to different YUV)
  - combining a video plane with a graphics plane (blending on graphics on top of video plane)
  - 90 degree rotation, up/down and left/right flipping of the image.
- Post-filtering of data from the system memory with support of the MPEG-4 (both deblocking and deringing) and H.264 postfiltering algorithms.
- Displaying video and graphics on a synchronous (dumb or memory-less) display with the following options:
  - on-the-fly combination of video and graphics planes
  - generation of the hardware cursor
  - horizontal and vertical scrolling.
- Displaying video and graphics on an asynchronous (smart) display. There are two mechanisms to support smart display or graphic accelerator functionality: interleaving data and commands from a command buffer prepared by the core or automatic commands generation according to a prepared template. The data can be sent to the smart display from the system memory, internal IPU processing modules or directly from the core or the system DMA controller.
- Transferring data between IPU submodules and to/from the system memory with flexible pixel reformatting.

31.1.1.1 External Interfaces

The IPU is an autonomous module controlled by the core via the IP bus interface (IPS). Data from the sensor arrives to the IPU via the Sensor Bus (SENSB). Writing results to the external system memory and reading a previously stored data or a data received from communication channel can be performed via Master AHB Port(s). There are two possible operating modes corresponding to single and dual Master AHB Port. For dual mode, the IPU uses the ports in turn. This allows to improve data throughput in the Memory Interface by means of latency hiding. Each mode is selected by an external pin and a control bit in the peripheral bus register. If the pin sets single port mode, the control bit has no effect.

Additionally, the core can communicate directly with the IPU through the Slave AHB Port (AHB_S). The IPU output is sent to synchronous or asynchronous displays or to a TV encoder through the Display Bus (DISPB).

The IPU generates interrupts for the core via the IP bus. The IP bus provides system clock and reset signals. The IP bus is used to support scan functionality of the module. For debugging purposes, the IPU has a Diagnostic Bus (DIAGB) which allows real-time monitoring of internal signals. These signals are output via chip GPIO pins in debug mode.

Detailed description of all signals of the interface buses is found in Section 31.2.2, "Detailed Signal Descriptions." Specific connection of the buses to the core platform, the Memory Controller, the Clock Controller etc. is chip dependent. It should be described in the chip specification integration part.

31.1.1.2 Data Flows and Formats

The IPU consists of the camera sensor interface (CSI), the image converter (IC), the post-filter (PF), the synchronous display controller (SDC), the asynchronous display controller (ADC), the display interface (DI) and the image DMA controller (IDMAC).

The sensor data is fed to the CSI. The CSI output is a 64-bit word that includes two pixels (8- or 10-bits per color component) or two/eight words of generic data (16 most significant bits per 16-bit words or 8-bits per word). The IPU does not control the sensor. This function has to be performed by the core via the I^2C interface and GPIO pins connected to the sensor.

The sensor data arrives to the IC from the CSI. The CSI converts the data to one of the following formats:

- YUV 4:4:4 or RGB - 8 bits per color component,
- YUV 4:4:4 or RGB - 10 bits per color component,
- generic data (from sensor to the system memory only) - 8 or 16 bits per word.

The IC executes pre- and postprocessing tasks. There are two preprocessing and one postprocessing tasks performed by the IC in time multiplexed mode. The core programs the tasks parameters. Task context switching is transparent for the core.

The IC communicates with the IDMAC via three buses. The first bus is used for storing the sensor data in the system memory and for loading video data from the memory for pre- and postprocessing. The following data formats are supported for this bus:

- YUV 4:4:4 or RGB - 8 bits per color component,
- YUV 4:4:4 or RGB—10 bits per color component,
- generic data (from sensor to the system memory only)—8 or 16 bits per word.

The data bus width is 64 bits for write and 48 bits for read.

The second bus is intended for loading graphics data and output processing results to the system memory or the ADC. The following data formats are supported for this bus:

- YUV 4:4:4—8 bits per color component,
- RGB—8 bits per color component,
- RGBA—8 bits per color component (only for graphics).

The data bus width is 48 bits for write and 64 bits for read.

The third bus transfers image data to be rotated from the system memory to the IC and returns the rotated image to the memory. The width of each of the buses corresponds to two pixels in the following formats

- YUV 4:4:4—8 bits per color component,
- RGB—8 bits per color component,
- RGBA—8 bits per color component (only for graphics).

The bus data width is 64 bits both for read and write.

The PF implements the MPEG-4 and H.264 post-filtering algorithms. It gets the input data from the system memory and returns it to the memory via the 64-bit bus connected to the IDMAC. For MPEG-4 mode, there are two filtering steps: deblocking and deringing. For H.264, only deblocking is performed. The bus transfers simultaneously eight components of one color (Y or U or V) related to eight pixels.

The SDC is designed to support memory-less synchronous displays and synchronous interfaces of smart displays. The supported display types are TFT and TV. For TV mode, the pixels are presented in the YUV 4:2:2 format, for TFT modes—in the RGB or monochrome format. The SDC receives data from the IDMAC via a 64-bits bus. The IDMAC is responsible to convert the external memory data to one of the following bus formats:

- Two pixels in the RGB format, 8 bits per color component—for color video,
- Two pixels in the RGBA format, 8 bits per color component—for color graphics,
- Two pixels in the YUV 4:4:4 format, 8 bits per color component—for color video and a TV display,
- Eight pixels in the monochrome format, 8 bits per pixel—for monochrome video,
- Four pixels in the monochrome format, 16 bits per pixel (8 bits pixel data and 8 bits a-parameter)—for monochrome graphics,
- Sixty four control bits—for the windowing function.

The SDC combines video and graphics planes before sending data to a display. Combining is performed with α-blending. An image is combined also with a hardware cursor of programmable color and other attributes. The SDC supports the windowing function by means of display enable control. In addition to data, the SDC generates display controls with programmable timing.

The ADC controls asynchronous (smart) displays and external graphics accelerators. It supports both write and read access modes to the display memory. Write/read data can be transferred from/to the system memory or from the IC (write only) via the IDMAC. Another option is direct writing/reading by the core or the system DMA controller via the AHB_S bus. The bus connected to the IDMAC is of the 64-bits width. It can transfer data in the following formats:

- Pixel data—Two pixels in RGB format, 24 bits/pixel (located in 32-bit word each one), each pixel is aligned to the MSB bits of a 32-bit word,
- Generic data—Two data words of 24 bits/word (located in 32-bit word each one) or four data words of 16 bits/word, each data word is aligned to the LSB bits of a 32-bit word (the core software is responsible for the proper format of generic data),
- Command—Two data words of 24 bits/word (located in 32-bit word each one) or four data words of 16 bits/word, each command word is aligned to the LSB bits of a 32-bit word.

Because smart displays are represented by two interface registers—one index register and one data register, the ADC generates a sequence of commands and combines them with data for both write and read operations. There are two modes of display access: streaming commands from a memory buffer prepared by the core and automatic emulation of transparent writing/reading using access templates. The ADC is able to work with two types of displays: with full linear addressing and X/Y addressing.

The ADC includes a special mechanism to avoid image tearing. This mechanism is operating while transferring data from the system memory or directly from postprocessing and in a special case—directly from preprocessing.

The DI combines outputs of the SDC and the ADC. The DI output bus (DISPB) is shared to support simultaneously one synchronous display and up to three devices like smart display in time multiplexed mode. The DI maps the SDC and ADC outputs to the DISPB and synchronizes the SDC and the ADC. If both types of displays are used, access to the smart displays is performed during vertical blanking intervals of the memory-less display. Typically, these intervals occupy up to 15% of refresh cycle. This is the limitation for throughput of the asynchronous interface in such mode. For a dual-port smart display, the display memory can be accessed both through the synchronous and asynchronous interfaces.

The DI provides programmable display access timings both for fast and slow displays. Control signals and data polarity is also programmable. The DI performs very flexible packing and unpacking display data which allows to support different display interfaces. For example, the DI can pack the data to the RGB565 format.

The IDMAC provides data transfer of two types:

- Between internal IPU modules,
- Between IPU modules and the system memory.

The IDMAC main features are:

- General features
  - 32 full programmable DMA channels with two groups of channel priorities and random choice in a group,
  - programmable AHB burst length—from 1 to 9 words,
  - end-of-frame interrupt generation for each channel,
  - error generation for each channel,
  - Big and little-endian AHB interface mode,
- Addressing features
  - transfer of two-dimensional image frames line-by-line or by two-dimensional blocks with programmable vertical overlap,
  - interleaved and non-interleaved data addressing modes,
  - panning with data access resolution of single pixel,
  - frame rotation and flipping left/right option when transferring two-dimensional blocks,
  - frame up/down flipping option,
  - line interlacing,
  - frame scrolling,

  - frame double buffering within a DMA channel when accessing the system memory,
  - end of frame indication.
- Data conversion features
  - conversion of the data format from the system memory to the internal IPU formats (YUV 4:4:4, 8 bits/color or RGBA, 8 bits/color or RGB, 8 bits/color) including interleaving non-interleaved YUV pixels, programmable unpacking RGBA or RGB pixels, programmable look-up-table decoding color pixels from a palette. Conversion of the external formats YUV 4:2:0 and YUV 4:2:2 to the internal format YUV 4:4:4 is performed by repetition of the existing U and V color components.
  - conversion of the internal data formats to system memory formats including de-interleaving YUV pixels, programmable packing RGBA or RGB pixels. Conversion of the internal format YUV 4:4:4 to the external formats YUV 4:2:0 and YUV 4:2:2 is performed by decimation of the U and V color components.
  - transfer of a generic data without conversion.

The IDMAC accesses the AHB_M1(2) buses with bursts of 32-bit words transferred every clock cycle. Internal data transfers can be performed every second clock cycle but, because the width of the internal buses is 48 or 64 bit, throughput is the same in the case of non-packed and non-coded AHB data.

The CM performs common IPU service functions: interfacing to the peripheral IP bus interface, interrupt generation, debugging, clock and reset generation, access to internal memories. Additionally, the CM synchronizes IPU tasks triggering and transferring image frames between internal IPU modules and the system memory.

31.1.1.3 Clocking Scheme

31.1.1.3.1 General

Table 31-1 describes the IPU clocks.

Table 31-1. IPU Clocks

Name	Symbol	Source	Destination	Rate	Description
AHB clock	HCLK	Clock Controller	Master and Slave AHB IPU interfaces	up to 133 MHz	Input clock derived by integer division of high frequency core clock (~500 MHz)
Green Line IP clock	IPG_CLK	Clock Controller	IP bus IPU interface[	up to 66 MHz	Input clock derived by division of HCLK clock by 1 or 2
High speed processing clock	HSP_CLK	Clock Controller	all IPU submodules	up to 178 MHz @ 1.45 V, up to 133 MHz @ 1.1 V, equal or higher than HCLK rate	Input clock derived by integer division of high frequency core clock (~500 MHz), rising edges are aligned with HCLK and IPG_CLK rising edges

Table 31-1. IPU Clocks (Continued)

Name	Symbol	Source	Destination	Rate	Description
Sensor clock	SENSB_SENS_CLK	Clock Controller	CSI	max rate at least 73 MHz (see Section 31.4.1.5, "Sensor Interface Control")	Clock Controller should provide the required clock frequency precision (about +/-3%)
Master clock to sensor	SENSB_MCLK	CSI	Sensor	max rate at least 73 MHz (see Section 31.4.1.5, "Sensor Interface Control")	Output clock derived by repeating the SENSB_SENS_CLK clock or by integer division of the HSP_CLK clock
Pixel clock from sensor	SENSB_PIX_CLK	Sensor	CSI	max rate at least 73 MHz (see Section 31.4.1.5, "Sensor Interface Control")	Input clock used as sensor data strobe
Display interface clock	DISP0_IF_CLK, DISP1_IF_CLK, DISP2_IF_CLK, DISP3_IF_CLK	DI	displays	up to HSP_CLK rate	Output clocks used as display interface clock for driving corresponding display chip select or read/write strobe pins (for asynchronous displays 0, 1, 2) or display clock input pin (for synchronous display 3). DISP0_IF_CLK, DISP1_IF_CLK, DISP2_IF_CLK are generated internally by integer division of HSP_CLK clock, DISP3_IF_CLK is generated internally by fractional division of HSP_CLK clock.
Display pixel clock	DISP0_PIX_CLK, DISP1_PIX_CLK, DISP2_PIX_CLK,	DI	SDC, ADC	up to HSP_CLK rate	Virtual clocks generated internally by fractional division of HSP_CLK clock, used internally in SDC and ADC for tracking display refresh. Display 3 pixel clock is generated by division of DISP3_IF_CLK, the division factor is a number of cycles required for one pixel output.

Figure 31-2 shows the high level block diagram of the IPU clocking.



Figure 31-2. High Level Block Diagram of the IPU Clocking

31.1.1.3.2 Changing Clock Rates and Disabling Clocks

Figure 31-3 shows the relationship between the HSP_CLK, HCLK and IPG_CLK clocks.

The HSP_CLK rate can be equal or higher than the HCLK rate. The IPG_CLK rate is equal or lower than the HCLK rate. The IPU input pin HSP_AHB_RATE_EQ when high indicates equality of the HSP_CLK and HCLK rates. Transition between two HSP_AHB_RATE_EQ states (between equal and different HSP_CLK and HCLK rates and vice versa) allowed only when rising edges of all the clocks are aligned. At this time, the IDMAC and the ADC must be disabled and the core must not access the IPS and AHB_S buses.



Figure 31-3. Relationship Between HSP_CLK, HCLK and IPG_CLK

The HSP_CLK and HCLK rates can be changed without stopping the IPU if the HSP_CLK rate is equal to the HCLK rate both before and after the change or the HSP_CLK rate is higher than the HCLK rate in both cases. Independently on the HSP_CLK rate change, the DISP#_IF_CLK and DISP#_PIX_CLK rates have to remain unaltered. This is achieved by means correction of the display clock rates according to the IPU input pin HSP_CLK_PER_SEL which must be toggled every time when the HSP_CLK rate is

changed. Before changing the HSP_CLK rate, the core should program the appropriate IPU register with a new value of the HSP_CLK period. The DI corrects the DISP#_IF_CLK and DISP#_PIX_CLK rates according to this data.

The operation sequence of clock rate change is as follows.

1. The core writes the new HSP_CLK period to the IPU control register.
2. The Clock Control Module asserts the CLK_RATE_CHANGE_RQ signal.
3. The IPU replays with the CLK_RATE_CHANGE_ACK pulse after it has finished current access to a display.
4. The Clock Control Module waits for alignment of positive edges of all clocks and changes clock rates simultaneously with toggling the HSP_CLK_PER_SEL signal. (See Figure 31-4.)



Figure 31-4. Operation Sequence of Clock Rate Change

In standby mode, all IPU clocks are gated off by the Clock Control Module. The hardware handshaking mechanism to enter standby mode is as follows (also see Figure 31-5):

1. An external standby mode controller asserts the IPG_STOP signal to the IPU.
2. The IPU stops running tasks synchronously at end of all active frames.
3. The IPU asserts the IPG_STOP_ACK signal
4. The IPU clocks are stopped by the Clock Control Module.
5. At resuming clock generation, the IPG_STOP and IPG_STOP_ACK signals are negated.



Figure 31-5. Entering and Exiting Standby Mode

31.1.1.3.3 Clocking Microarchitecture

Clocking microarchitecture in the IPU is explained in Figure 31-6.



Figure 31-6. Clocking Microarchitecture in the IPU

There are two levels of clock gating. The first is done manually in the clock and reset control submodule (CRCU) which is included in the CM. The CRCU also generates reset signals for all IPU submodules. It guarantees exiting and entering reset free of contention with a submodule clock. Table 31-2 describes conditions for manual clock gating.

Table 31-2. Manual Clock Gating Conditions

Internal clock	Enabling Condition
IPG_CLK_INT	IPU is out of hard reset
HSP_GCR_CLK	IPU is out of hard reset
HSP_DU_CLK	Debug Unit in the CM is enabled
HSP_CSI_CLK	CSI is enabled
HSP_IC_CLK	IC is enabled
HSP_ROT_CLK	IC Rotation Section is enabled
HSP_PF_CLK	PF is enabled
HSP_DMA_CLK	At least one of CSI, IC, PF, ADC, SDC submodules is enabled
HSP_SDC_CLK	SDC is enabled
HSP_ADC_CLK	ADC is enabled
HSP_DI_CLK	DI is enabled
HCLK_INT	IPU is out of hard reset

Clock gating at the second level is inserted automatically by a synthesis tool.

31.1.2 IPU Features

The following tables describe the IPU features.

Table 31-3 describes general IPU features.

Table 31-3. Basic IPU Features

Feature		Implementation	Comments
Interfaces	Master AHB	Configurable one or two shared master ports for all modules	Number of ports is defined by a VIA and by a configurations bit (if the VIA enables two ports)
	Slave AHB	Dedicated slave port for display interface	
	IP bus interface	Single shared port for all modules	
	Bus modes	Bus Big or Little Endian, pixel Big or Little Endian according to configuration	
	Data burst length	1,2,..., 16 words for AHB slave, 1,2,..., 9 words for AHB master	

Table 31-3. Basic IPU Features (Continued)

Feature		Implementation	Comments
Data processing flows	From pre- or post-processing to synchronous display	Via external memory	
	From pre- or post-processing to smart display	Via external memory or closed internally	
	Graphics and video combining	For all display types, performed at frame rate, additional combining for synchronous display, performed on-the-fly	
Synchronization of processing flows	Frame transfer between processing stages and double buffering	Supported with core involvement or automatically	
	Automatic elimination of image tearing on display	Supported both for synchronous displays (data source - system memory) and for smart displays (data source - system memory or postprocessing or preprocessing)	For preprocessing the following conditions must be fulfilled: 1. Display refresh rate is two times higher than sensor refresh rate. 2. Displays VSYNC is synchronized to sensor VSYNC by the IPU 3. Image occupies the whole screen
Clocking schemes	Internal high speed clock rate	Equal or higher than the AHB clock rate (both clocks should be derived from the same high-frequency source)	
	Sensor clock	External clock, may be asynchronous to AHB clock and to internal clocks	
	Clock rate change	Supported on the fly	
	Clock stop mode	Supported	

Table 31-4 describes sensor interface features.

Table 31-4. Sensor Interface Features

Feature		Implementation	Comments
Input	Data bus width	4, 8, 10	10-bit color components packed into one 32-bit output word
		up to 16 bits (generic data)	
	Data formats	Bayer, YUV 4:2:2 interleaved, RGB interleaved	
		YUV 4:4:4 interleaved, generic data	
	Maximal input data rate	73 Mbytes/s	For YUV 4:4:4–36.5 Mpixels/s
	Maximal frame size	4096 x 4096	
Synchronization and control	Master clock signal to sensor	external clock or clock generated internally by division of IPU high-speed clock, dividers: 1,2,3,...,256	
	Synchronization input signals	PIXCLK, HSYNC, VSYNC	
	Timing	gated clock (with HSYNC) non-gated clock (without HSYNC)	
	Pseudo-CCIR656 protocol decoding	interlaced and non-interlaced	Including TV decoder support
Output	Destination	memory or/and preprocessing	
	Conversion of interlaced format to progressive scan format	supported in hardware	
	Non-contiguous system memory buffer	supported	
	Skipping frames	no skip or skip 1/5, 2/5, 3/5, 4/5 according to programmable pattern	separate skipping pattern for encoding and viewfinder channels
External flash strobe generation	Synchronization	relative to the first HSYNC of sensor frame	
	Strobe start time	from 0 to 8191 sensor row	
	Strobe duration	from 1 to 16536 sensor rows	
	Strobe polarity	programmable	

Table 31-5 describes preprocessing features.

Table 31-5. Preprocessing Features

Feature		Implementation	Comments
Input	Source	sensor or memory	
	Pixel format	YUV 4:2:2, YUV 4:4:4 interleaved, YUV 4:2:0, YUV 4:2:2, YUV 4:4:4 non-interleaved (from memory)	Row length is a multiple of 8 pixels
		RGB interleaved 24 bits/pixel (from sensor), RGB interleaved 16/24/32 bits/pixel, arbitrarily packed (from memory), RGB coded 4, 8 bits/pixel (from memory, palette look up table)	
	Maximal frame size	4096 x 4096	
Geometry conversion	Resizing options	both down- and upsizing	
	Downsizing algorithm	decimation with averaging followed by bilinear interpolation	
	Upsizing algorithm	bilinear interpolation	
	Resizing ratios	(K*N):M where K = 1, 2, 4 N = 1, 2... 16383 M = 8192	For direct capturing of sensor image upsizing ratio is limited by available MOPS
	Maximal frame size after downsizing	800x1024	
	Horizontal/vertical resizing	independent	
	Inversion	vertical and horizontal supported	
	Rotation	supported	Only via external memory
Combining with graphics	Algorithm	alpha blending with global or local (specified per pixel) alpha value or key color combining	
	Graphics format	RGBA interleaved 8/16/24/32 bits/pixel programmable arbitrarily packed, RGBA coded 4, 8 bits/pixel (palette look up table), YUVA interleaved 8 bits/pixel	
Color space conversion	YUV -> RGB	programmable coefficients	
	RGB -> YUV		
	YUV -> RGB -> YUV		For TV output
	YUV -> YUV		

Table 31-5. Preprocessing Features (Continued)

Feature		Implementation	Comments
Output	Destination	memory or/and smart (asynchronous) display	
	Pixel format	YUV 4:2:0, YUV 4:2:2, YUV 4:4:4 non-interleaved, YUV 4:2:2, YUV 4:4:4 interleaved	
		arbitrarily packed interleaved RGB, 8/16/24/32 bits/pixel	
	Page-flip double buffering	supported	

Table 31-6 describes postprocessing features.

Table 31-6. Postprocessing Features

Feature		Implementation	Comments
Input	Source	memory	
	Pixel format	YUV 4:2:0, YUV 4:2:2, YUV 4:4:4 non-interleaved, YUV 4:2:2, YUV 4:4:4 interleaved	Row length is a multiple of 8 pixels
		RGB interleaved 8/16/24/32 bits/pixel arbitrarily packed, RGB coded 4/8 bits/pixel (palette look up table)	
	Maximal frame size	4096x4096	
Geometry conversion	Resizing options	both down- and upsizing	
	Downsizing algorithm	decimation with averaging followed by bilinear interpolation	
	Upsizing algorithm	bilinear interpolation	
	Resizing ratios	(K*N):M where K = 1, 2, 4 N = 1, 2... 16383 M = 8192	
	Maximal frame size after downsizing	800x1024	
	Horizontal/vertical resizing	independent	
	Inversion	vertical and horizontal supported	
	Rotation	supported	

Table 31-6. Postprocessing Features (Continued)

Feature		Implementation	Comments
Combining with graphics	Algorithm	alpha blending with global or local (specified per pixel) alpha value or key color combining	
	Graphics format	RGBA interleaved 8/16/24/32 bits/pixel programmable arbitrarily packed, RGBA coded 4/8 bits/pixel (palette look up table), YUVA interleaved 8 bits/pixel	
Color space conversion	YUV -> RGB	programmable coefficients	
	RGB -> YUV		
	YUV -> RGB -> YUV		For TV output
	YUV -> YUV		
Output	Destination	memory or/and smart (asynchronous) display	
	Formats	YUV 4:2:0, YUV 4:2:2, YUV 4:4:4 non-interleaved or YUV 4:2:2, YUV 4:4:4 interleaved	
		programmable arbitrarily packed interleaved RGB 8/16/24/32 bits/pixel	
	Page-flip double buffering	supported	
	Processing several video streams	supported	

Table 31-7 describes post-filtering features.

Table 31-7. Post-Filtering Features

Feature		Implementation	Comments
Input	Source	memory	
	Pixel format	YUV 4:2:0 non- interleaved	
Postfiltering algorithm	MPEG-4 (and WMV)	supported	Algorithm from Motorola Labs
	H.264	supported	Pause at desired row of the Y frame is supported
	Processing several video streams	supported	
Output	Destination	memory	
	Pixel format	YUV 4:2:0 non- interleaved	

Table 31-8 describes synchronous display interface features.

Table 31-8. Synchronous Display Interface Features

Feature		Implementation	Comments
Input	Source	memory	
	Pixel format	monochrome 8 bits/pixel	
		RGBA interleaved 8/16/24/32 bits/pixel arbitrarily packed, RGB coded 4, 8 bits/pixel (palette look up table)	
		YUV 4:2:2 interleaved	For TV support
		YUV 4:2:0, YUV 4:2:2 non-interleaved	For TV support, frame width must be a multiple of 8 pixels
	Maximal frame size	1024 x 1024	
Combining image planes	Number of planes	two	
	Transparency coding	alpha blending with global or local (specified per pixel) alpha value or key color combining	
	Windowing function	supported by display enable control according to pattern from system memory	
Cursor generation	Hardware cursor	uniform color—black/white/configurable reversed color OR/XOR/AND with graphics plane, blinking/steady, size up to 31 x 31 pixels	
	Automatically animated cursor	supported, maximal cursor size 32 x 32 pixels	Via graphics plane and scrolling
Scrolling and panning	Scrolling control	automatic with programmable step of 1, 2, 3, 4, 5, 6, 7, 8, 10, 12, 14, 16, 20, 24, 28, 32 pixels/frame	Only for interleaved input data
	Scrolling directions	both horizontal and vertical (programmable)	
	Panning	supported	
Display access synchronization	Automatic elimination of image tearing	supported	
	Automatic skipping output of unchanged frames for dual-port smart displays	supported	

Table 31-8. Synchronous Display Interface Features (Continued)

Feature		Implementation	Comments
Display interface	Color TFT displays	12/16/18-bit I/F 4/8 bits/pixel out of a palette of 256k 12/16 bits/pixel uncoded	Data conversion is done by dropping and adding bits
		6/8/9-bit I/F 18/24 bits/pixel uncoded time-multiplexed	
	Sharp TFT display	supported	
	Contrast control	8-bit PWM	
	Programmable timing of display control signals	separate programmable read and write access periods with resolution of one high speed clock cycle, programmable strobe rise/fall time with resolution of a half of one high speed clock cycle	
	Maximal display clock rate	up to quarter of high speed processing clock rate	

Table 31-9 describes asynchronous display interface features.

Table 31-9. Asynchronous Display Interface Features

Feature		Implementation	Comments
Input for display data writing or output for display data reading	Source (writing) or destination (reading)	system memory (2 channels), preprocessing (1 channel), postprocessing (1 channel), direct core access via slave AHB bus	
	Data format	generic data 8/16/32 bits	
		pixel data in interleaved RGB format, 8/16/24/32 bits/pixel arbitrarily packed or 4, 8 bits/pixel coded (palette look up table)	
	Maximal frame size	1024 x 1024	

Table 31-9. Asynchronous Display Interface Features (Continued)

Feature		Implementation	Comments
Display access features	Writing data to display	supported using command buffer (for system memory source) or using command template (for all sources)	
	Reading data from display	supported using command template (for system memory destination or core direct access)	
	Core low level access to display registers via IP bus	supported	
	Burst transfer modes	single transfer or burst transfer with or without separate burst clock	
	Parallel transfer several windows from different sources to the same display	supported	
	Automatic display refresh	supported with programmable refresh rate and optional snooping condition	The snooping signal is received from the external memory interface
	Transfer synchronization with synchronous display	supported (transfer during blanking intervals of synchronous display)	
	Automatic elimination of image tearing	supported	For displays generated or accepted the VSYNC signal
Scrolling and panning	Scrolling	automatic with programmable step of 1, 2, 3, 4, 5, 6, 7, 8, 10, 12, 14, 16, 20, 24, 28, 32 pixels/frame in both horizontal and vertical directions	Only for interleaved input data
	Panning	supported	

Table 31-9. Asynchronous Display Interface Features (Continued)

Feature		Implementation	Comments
Display interfaces	Number of displays supported	3	Display 0—only parallel interface, displays 1 and 2—parallel or serial interfaces
	Display addressing types	X/Y addressing or full linear address	
	Parallel interface bus type	System80 (Type 1 or Type 2) or System68 (Type 1 or Type 2)	For Type 1 interface, data is sampled by chip select signal. For Type 2 interface, data is sampled by read/write/enable strobes.
	Parallel interface bus width	6/8/9/12/16/18 bits	
	Programmable packing/unpacking data and commands to display	supported with separate packing/unpacking for each display and transfer type (data or command), output in 1, 2, 3 or 4 cycles	
	Serial interface	3/4/5 lines with programmable preamble	Two types of 5-line interface—with address sampling by the serial clock or by the chip enable signal
	Programmable timing of display control signals	separate programmable read and write access periods with resolution of one high speed clock cycle, programmable strobe rise/fall time with resolution of a half of one high speed clock cycle	Separate programming per display
	Maximal display access rate	up to high speed processing clock rate	
	Access with byte enable	supported for parallel interfaces	
	Read wait states for parallel interface	0/1/2 /3 programmable wait states	

31.1.3 Modes of Operation

The IPU is a very flexible module and can be programmed for different operating modes. Examples of typical use cases are as follows:

- Table 31-10 shows IPU data flows for the case of video from system memory on a VGA asynchronous display.
- Table 31-11 shows IPU data flows for the case of video from system memory on a QVGA synchronous display.

Table 31-10. Video from System Memory on a VGA Synchronous Display

Task	Parameter		Flow	
			Postprocessing	
			Video	Graphics
Input data	Source		memory	memory
	Frame size (pixels)	h	640	640
		v	480	480
	Frame rate (fps)		30	30
	Pixel format		YUV420	RGB
	Pixel rate (Mpixels/s)		9.2	9.2
Output data	Destination		display	---
	Frame size (pixels)	h	640	---
		v	480	---
	Frame rate (fps)		30	---
	Pixel format		RGB	---
	Pixel rate (Mpixels/s)		9.2	---
Capturing image from sensor	Data unit size (bytes)		---	---
	Data rate (Mbytes/s)		---	---
Transferring image from memory	Data unit size (bytes)		1	---
	Burst size (data units)		32	---
	Data rate (Mbytes/s)		13.8	---
	Memory rate (Mcycles/s)		9.1	---
	DMA rate (Mcycles/s)		10.4	---
Deblocking (MPEG-4)	Proc. rate (Mcycles/s)		71.0	---
Deringing (MPEG-4)	Proc. rate (Mcycles/s)		64.5	---
Storing image in memory	Data rate (Mbytes/s)		13.8	---
	Memory rate (Mcycles/s)		6.7	---
	DMA rate (Mcycles/s)		8.0	---

Table 31-10. Video from System Memory on a VGA Synchronous Display (Continued)

Task	Parameter		Flow	
			Postprocessing	
			Video	Graphics
Restoring image from memory	Data unit size (bytes)		1	2
	Burst size (data units)		16	16
	Data rate (Mbytes/s)		13.8	18.4
	Memory rate (Mcycles/s)		25.9	12.1
	DMA rate (Mcycles/s)		31.1	13.8
Downsizing	Ratio	h	1	---
		v	1	---
	Proc. rate (Mcycles/s)		12.0	---
Resizing	Proc. rate (Mcycles/s)		21.2	---
Color conversion	Proc. rate (Mcycles/s)		31.8	---
Combining	Proc. rate (Mcycles/s)		10.6	---
Output to asynchronous display	Data unit size (bytes)		4	---
	Burst size (data units)		8	---
	Data rate (Mbytes/s)		36.9	---
	DMA rate (Mcycles/s)		10.4	---
Total load	IC rate (Mcycles/s)		80.9	
	PF rate (Mcycles/s)		136.9	
	IDMAC rate (Mcycles/s)		73.7	
	Memory rate (Mcycles/s)		53.8	

Table 31-11. Video from System Memory on a QVGA Synchronous Display

Task	Parameter		Flow		
			Foreground	Background (Postprocessing)	
			Graphics	Video	Graphics
Input data	Source		memory	memory	memory
	Frame size (pixels)	h	320	320	320
		v	240	240	240
	Frame rate (fps)		60	30	30
	Pixel format		RGB	YUV420	RGB
	Pixel rate (Mpixels/s)		4.6	2.3	2.3
Output data	Destination		---	display	---
	Frame size (pixels)	h	---	320	---
		v	---	240	---
	Frame rate (fps)		---	60	---
	Pixel format		---	RGB	---
	Pixel rate (Mpixels/s)		---	4.6	---
Transferring image from memory	Data unit size (bytes)		---	1	---
	Burst size (data units)		---	32	---
	Data rate (Mbytes/s)		---	3.5	---
	Memory rate (Mcycles/s)		---	2.3	---
	DMA rate (Mcycles/s)		---	2.6	---
Deblocking (MPEG-4)	Proc. rate (Mcycles/s)		---	17.7	---
Deringing (MPEG-4)	Proc. rate (Mcycles/s)		---	16.1	---
Storing image in memory	Data rate (Mbytes/s)		---	3.5	---
	Memory rate (Mcycles/s)		---	1.7	---
	DMA rate (Mcycles/s)		---	2.0	---
Restoring image from memory	Data unit size (bytes)		2	1	2
	Burst size (data units)		16	16	16
	Data rate (Mbytes/s)		9.2	3.5	4.6
	Memory rate (Mcycles/s)		6.0	6.5	3.0
	DMA rate (Mcycles/s)		6.9	7.8	3.5
Downsizing	Ratio	h	---	1	---
		v	---	1	---
	Proc. rate (Mcycles/s)		---	3.0	---

Table 31-11. Video from System Memory on a QVGA Synchronous Display (Continued)

Task	Parameter	Flow		
		Foreground	Background (Postprocessing)	
		Graphics	Video	Graphics
Resizing	Proc. rate (Mcycles/s)	---	5.3	---
Color conversion	Proc. rate (Mcycles/s)	---	7.9	---
Combining	Proc. rate (Mcycles/s)	---	2.6	---
Storing image in memory	Data unit size (bytes)	---	2	---
	Burst size (data units)	---	16	---
	Data rate (Mbytes/s)	---	4.6	---
	Memory rate (Mcycles/s)	---	2.2	---
	DMA rate (Mcycles/s)	---	2.7	---
Output to synchronous display	Data unit size (bytes)	---	2	---
	Burst size (data units)	---	16	---
	Data rate (Mbytes/s)	---	9.2	---
	Memory rate (Mcycles/s)	---	6.0	---
	DMA rate (Mcycles/s)	---	6.9	---
Total load	IC rate (Mcycles/s)	25.3		
	PF rate (Mcycles/s)	34.2		
	IDMAC rate (Mcycles/s)	32.3		
	Memory rate (Mcycles/s)	27.8		

31.1.3.1 IPU Debug Mode

The IPU has a debug mode with the following features:

- IPU can be programmed to break its data/control flow based on a core request or specified internal event
- Selected internal IPU signals can be monitored via the diagnostic bus.

The IPU debug mode operation is controlled by the debug unit (DU), and may be configured by programming the IPU break control registers (IPU_BRK_CTRL_1 and IPU_BRK_CTRL_2). Internal signals can be selected for display by programming the IP diagnostic bus control register (IP_DIAGB_CTRL).

See Section 31.4.8.4, “Debug Unit (DU)” for more details on debug unit operation.

31.2 External Signal Description

31.2.1 Overview

Table 31-12 describes IPU external signals.

Table 31-12. Signal Properties

Name	Direction	Function	Reset State	Pull-Up
Sensor Interface				
IPP_IND_SENSB_DATA[15:0]	in	Sensor data (YUV, RGB)		
IPP_IND_SENSB_PIX_CLK	in	Data latch clock from sensor		
IPP_IND_SENSB_HSYNC	in	Horizontal synchronization pulse		
IPP_IND_SENSB_VSYNC	in	Vertical synchronization pulse		
SENSB_SENS_CLK	in	Sensor clock from CCM		
IPP_DO_SENSB_MCLK	out	Master clock to sensor	0	
Display Interface				
IPP_IND_DISPB_DATA[23:0]	in	Input data from display. In byte enable mode, bits 16 and 17 are unused		
IPP_DO_DISPB_DATA[23:0]	out	Output data to display.	0	
IPP_DO_DISPB_DATA[16]		Output data to display. In byte enable mode, WRITE_H (for sys80) See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.	1	
IPP_DO_DISPB_DATA[17]		Output data to display. In byte enable mode, READ_H (for sys80) or ENABLE_H (for sys68k). See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.	1	
IPP_OBE_DISPB_DATA	out	Display data direction select for data bits [23:0]	0	
IPP_OBE_DISPB_DATA16_17	out	Display data direction select for data bits [17:16]	0	
IPP_DO_DISPB_D3_VSYNC	out	Display 3 vertical synchronization pulse (FPFRAME/VSYNC/FLM/SPS/TV)	1	
IPP_DO_DISPB_D3_HSYNC	out	Display 3 horizontal synchronization pulse (FPLINE/HSYNC/LP)	1	
IPP_DO_DISPB_D3_CLK	out	Display 3 clock (FPSHIFT/DOTCLC/LSCLC/DCLK/CLOCK)	0	
IPP_IND_DISPB_D3_DRDY	out	Display 3 data enable or Sharp display PS signal (CONTROL1/DRDY/PS/VLD/BLANK)	1	
IPP_DO_DISPB_D3_SPL	out	SPL signal for Sharp display 3	0	
IPP_DO_DISPB_D3_CLS	out	CLS signal for Sharp display 3	0	
IPP_DO_DISPB_D3_REV	out	REV signal for Sharp display 3	0	

Table 31-12. Signal Properties (Continued)

Name	Direction	Function	Reset State	Pull-Up
IPP_IND_DISPB_D0_VSYNC	in	Display 0 input vertical synchronization pulse		
IPP_DO_DISPB_D0_VSYNC	out	Display 0 output vertical synchronization pulse	1	
IPP_OBE_DISPB_D0_VSYNC	out	Display 0 vertical synchronization pulse direction select	0	
IPP_DO_DISPB_D0_CS	out	Display 1 chip select	1	
IPP_DO_DISPB_D1_CS	out	Display 2 chip select	1	
IPP_DO_DISPB_D2_CS	out	Display 3 chip select	1	
IPP_DO_DISPB_PAR_RS	out	Data/command select for parallel interface	0	
IPP_DO_DISPB_SER_RS	out	Data/command select for serial interface	0	
IPP_DO_DISPB_WR	out	System-80: WRITE System-68K: READ/WRITE In byte enable mode— System-80: WRITE_L System-68K: READ/WRITE See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.	1	
IPP_DO_DISPB_RD	out	System-80: READ System 68K: ENABLE In byte enable mode— System-80: READ_L System-68K: ENABLE_L See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.	1	
IPP_IND_DISPB_SD_D	in	Data input from serial interface		
IPP_DO_DISPB_SD_D	out	Data output to serial interface	0	
IPP_OBE_DISPB_SD_D	out	Serial interface data direction select	0	
IPP_DO_DISPB_SD_D_CLK	out	Serial interface clock	0	
IPP_IND_DISPB_D12_VSYNC	in	Displays 1,2 input vertical synchronization pulse		
IPP_DO_DISPB_D12_VSYNC	out	Displays 1,2 output vertical synchronization pulse	1	
IPP_OBE_DISPB_D12_VSYNC	out	Displays 1,2 vertical synchronization pulse direction select	0	
IPP_DO_DISPB_CONTRAST	out	Contrast control for the primary display	0	
IPP_DO_DISPB_BCLK	out	Burst clock for asynchronous parallel interfaces (displays 0, 1, 2)	0	

31.2.2 Detailed Signal Descriptions

31.2.2.1 Sensor Interface

31.2.2.1.1 IPP_IND_SENSB_DATA[15:0]

Input data from the sensor. For sensors providing less than 16-bit output, only the most significant bits of the bus are used.

31.2.2.1.2 IPP_IND_SENSB_PIX_CLK

Input strobe for the sensor data. A selected edge of this signal indicates that new data is valid on the IPP_IND_SENSB_D[15:0] bus.

31.2.2.1.3 IPP_IND_SENSB_HSYNC

Horizontal synchronization pulse. Valid only in “Gated Clock Mode” and only when high, it validates IPP_IND_SENSB_PIX_CLK which always toggles. Not valid in “Non-Gated Clock Mode” and in “Pseudo BT.656 Video Mode”.

31.2.2.1.4 IPP_IND_SENSB_VSYNC

Vertical synchronization pulse. Valid only in “Gated Clock Mode” and in “Non-Gated Clock Mode” and indicate start of frame. Not valid in “Pseudo BT.656 Video Mode”.

31.2.2.1.5 SENSB_SENS_CLK

Input signal from the Clock Controller (sensor clock).

31.2.2.1.6 IPP_DO_SENSB_MCLK

Output clock which used as master clock signal to the sensor. When IPP_DO_SENSB_MCLK is disabled, its output state level stays low.

31.2.2.2 Display Interface

31.2.2.2.1 IPP_IND_DISPB_DATA[23:0]

Display data input bus for the parallel interface. For the 16-bit display interface with byte enable support, the bits 16 and 17 are unused. See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.

31.2.2.2.2 IPP_DO_DISPB_DATA[23:0]

Display data output bus for the parallel interface. See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.

31.2.2.2.3 IPP_OBE_DISPB_DATA

Display data bus direction select signal. When it is low data input from the display is enabled, when it is high data output is enabled.

31.2.2.2.4 IPP_OBE_DISPB_DATA16_17

Display data bus direction select signal for the data bits 16 and 17. When it is low data input from the display is enabled, when it is high data output is enabled.

31.2.2.2.5 IPP_DO_DISPB_D3_VSYNC

Vertical synchronization signal to the synchronous display (display 3). It matches the FPFRAME/ VSYNC/FLM/SPS inputs of supported displays.

31.2.2.2.6 IPP_DO_DISPB_D3_HSYNC

Horizontal synchronization signal to the synchronous display (display 3). It matches the FPLINE/ HSYNC/LP inputs of supported displays.

31.2.2.2.7 IPP_DO_DISPB_D3_CLK

Display clocking signal to the synchronous display (display 3). It matches the FPSHIFT / DOTCLC/ LSCLC / DCLK / CLOCK inputs of supported displays.

31.2.2.2.8 IPP_IND_DISPB_D3_DRDY

Display control signal to the synchronous display (display 3). It matches the CONTROL1/DRDY/VLD/ BLANK inputs of supported displays. PS control signal to the synchronous Sharp HR-TFT displays.

31.2.2.2.9 IPP_DO_DISPB_D3_SPL

Display control signal to the synchronous Sharp HR-TFT display (display 3). It matches the SPL display input.

31.2.2.2.10 IPP_DO_DISPB_D3_CLS

Display control signal to the synchronous Sharp HR-TFT display (display 3). It matches the CLS display input.

31.2.2.2.11 IPP_DO_DISPB_D3_REV

Display control signal to the synchronous Sharp HR-TFT display (display 3). It matches the REV display input.

31.2.2.2.12 IPP_IND_DISPB_D0_VSYNC

Vertical synchronization input from the asynchronous (smart) primary display (display 0).

31.2.2.2.13 IPP_DO_DISPB_D0_VSYNC

Vertical synchronization output to the asynchronous (smart) primary display (display 0).

31.2.2.2.14 IPP_OBE_DISPB_D0_VSYNC

Display vertical synchronization signal direction select for the asynchronous (smart) primary display (display 0). When it is low VSYNC input from the display is enabled, when it is high VSYNC output to the display is enabled.

31.2.2.2.15 IPP_DO_DISPB_D0_CS

Chip select signal for the for the asynchronous (smart) primary display (display 0). Corresponds to the DISP0_IF_CLK (see Table 31-1).

31.2.2.2.16 IPP_DO_DISPB_D1_CS

Chip select signal for the for the asynchronous (smart) secondary display (display 1). Corresponds to the DISP1_IF_CLK (see Table 31-1).

31.2.2.2.17 IPP_DO_DISPB_D2_CS

Chip select signal for the for the asynchronous (smart) secondary display (display 2). Corresponds to the DISP2_IF_CLK (see Table 31-1).

31.2.2.2.18 IPP_DO_DISPB_PAR_RS

DATA/COMMAND (RS) control signal for the parallel interface of the asynchronous displays 1-2.

31.2.2.2.19 IPP_DO_DISPB_SER_RS

RS control signal for the serial interface of the asynchronous displays 1-2.

31.2.2.2.20 IPP_DO_DISPB_WR

Read/enable control signal for the asynchronous displays 0-2 with parallel interfaces. It matches the WRITE signal for the System-80 interface or the READ/WRITE signal for the System-68K interface.

31.2.2.2.21 IPP_DO_DISPB_RD

Write/read control signal for the asynchronous displays 0-2. It matches the READ signal for the System-80 interface or the ENABLE signal for the System-68K interface.

31.2.2.2.22 IPP_IND_DISPB_SD_D

Data input for the serial interface of the asynchronous displays 1 and 2.

31.2.2.2.23 IPP_DO_DISPB_SD_D

Data output for the serial interface of the asynchronous displays 1 and 2.

31.2.2.2.24 IPP_OBE_DISPB_SD_D

Data direction select signal for the serial interface of the asynchronous displays 1 and 2. When it is low serial input from the display is enabled, when it is high serial output to the display is enabled.

31.2.2.2.25 IPP_DO_DISPB_SD_D_CLK

Clocking signal for the serial interface of the asynchronous displays 1 and 2.

31.2.2.2.26 IPP_IND_DISPB_D12_VSYNC

Vertical synchronization input from the asynchronous (smart) secondary displays 1 and 2.

31.2.2.2.27 IPP_DO_DISPB_D12_VSYNC

Vertical synchronization output to the asynchronous (smart) secondary displays 1 and 2.

31.2.2.2.28 IPP_OBE_DISPB_D12_VSYNC

Direction select signal for vertical synchronization input/output from/to the asynchronous (smart) secondary displays 1 and 2.

31.2.2.2.29 IPP_DO_DISPB_CONTRAST

Contrast control for the primary displays 0 and 3.

31.2.2.2.30 IPP_DO_DISPB_BCLK

Burst clock for asynchronous parallel interfaces (displays 0, 1, 2).

31.2.2.2.31 Display Interface Signals Usage

Table 31-13 summarizes the usage of the display interface signals.

Table 31-13. Display Interface Signals Usage

Signal Name	Synchronous Display (Display 3)				Asynchronous Displays (Displays 0-2)		
	Generic	Sharp HR-TFT	Synch Interface of Dual-Port Display	TV Encoder	Primary Display 0	Secondary Displays 1, 2	
					Parallel Interface		Serial Interface
IPP_DO_DISPB_DATA[23:0]	Output data				Output data See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.		
IPP_IND_DISPB_DATA[23:0]					Input data In byte enable mode, bits 16 and 17 are not used See Asynchronous Parallel Interfaces with Byte Enable Support on Page 301 for byte enable support.		
IPP_DO_DISPB_D3_VSYNC	FPFRAME / VSYNC /FLM (out)	SPS (out)	VSYNC (out)	VSYNC (out)			
IPP_DO_DISPB_D3_HSYNC	FPLINE/ HSYNC LP	LP	HSYNC	HSYNC			
IPP_DO_DISPB_D3_CLK	FPSHIFT / DOTCLC/ LSCLC	DCLK	DOTCLC	CLOCK			
IPP_DO_DISPB_D3_DRDY	DRDY	PS	VLD	BLANK			
IPP_DO_DISPB_D3_SPL		SPL					
IPP_DO_DISPB_D3_CLS		CLS					
IPP_DO_DISPB_D3_REV		REV					
IPP_IND_DISPB_D0_VSYNC IPP_DO_DISPB_D0_VSYNC					VSYNC		
IPP_DO_DISPB_D0_CS					CS1		
IPP_DO_DISPB_D1_CS						CS2	CS2
IPP_DO_DISPB_D2_CS						CS3	CS3
IPP_DO_DISPB_PAR_RS					DATA/COMMAND		
IPP_DO_DISPB_SER_RS							RS

Table 31-13. Display Interface Signals Usage (Continued)

Signal Name	Synchronous Display (Display 3)				Asynchronous Displays (Displays 0-2)	
	Generic	Sharp HR-TFT	Synch Interface of Dual-Port Display	TV Encoder	Primary Display 0	Secondary Displays 1, 2
					Parallel Interface	Serial Interface
IPP_DO_DISPB_RD					System-80: READ System-68K: ENABLE_L byte enable mode— System-80: READ_L System-68K: ENABLE_L See "Asynchronous Parallel Interfaces with Byte Enable Support," for byte enable support.	
IPP_DO_DISPB_WR					System-80: WRITE System 68K: READ/WRITE, byte enable mode— System-80: WRITE_L System-68K: READ/WRITE See "Asynchronous Parallel Interfaces with Byte Enable Support," for byte enable support.	
IPP_IND_DISPB_SD_D IPP_DO_DISPB_SD_D						D
IPP_DO_DISPB_SD_D_CLK						CLK
IPP_IND_DISPB_D12_VSYNC IPP_DO_DISPB_D12_VSYNC					VSYNC	
IPP_DO_DISPB_BCLK					CPUCLK	

Note: Burst clock for asynchronous parallel interfaces (displays 0, 1, 2)

31.3 Memory Map and Register Definition

The IPU programming model includes 112 registers. Most of them are placed physically in the GCR. Some of them will be placed at their submodules for convenience. All of the registers will be accessed by the core using the IP Bus. Section 31.3.3, "Register Descriptions," provides the detailed descriptions for all of the IPU registers.

31.3.1 Memory Map

Table 31-14 shows the IPU memory map.

Table 31-14. IPU Memory Map

Address	Register	Access	Reset Value	Section
0x53FC_0000 (IPU_CONF)	IPU Configuration Register	R/W	0x0000_0000	31.3.3.1.1/31-66
0x53FC_0004 (IPU_CHA_BUF0_RDY)	IPU Channel Buffer 0 Ready Register	R/W	0x0000_0000	31.3.3.1.2/31-68
0x53FC_0008 (IPU_CHA_BUF1_RDY)	IPU Channel Buffer 1 Ready Register	R/W	0x0000_0000	31.3.3.1.3/31-69
0x53FC_000C (IPU_CHA_DB_MODE_SEL)	IPU Channel Double Mode Select Register	R/W	0x0000_0000	31.3.3.1.4/31-70
0x53FC_0010 (IPU_CHA_CUR_BUF)	IPU Channel Current Buffer	RW	0x0000_0000	31.3.3.1.5/31-71
0x53FC_0014 (IPU_FS_PROC_FLOW)	IPU Frame Synchronization Processing Flow Register	R/W	0x0000_0000	31.3.3.1.6/31-72
0x53FC_0018 (IPU_FS_DISP_FLOW)	IPU Frame Synchronization Displaying Flow Register	R/W	0x0000_0000	31.3.3.1.7/31-75
0x53FC_001C (IPU_TASKS_STAT)	IPU Tasks Status Register	R	0x0000_0000	31.3.3.1.8/31-76
0x53FC_0020 (IPU_IMA_ADDR)	IPU Internal Memory Access Address Register	R/W	0x0000_0000	31.3.3.1.9/31-79
0x53FC_0024 (IPU_IMA_DATA)	IPU Internal Memory Access Data Register	R/W	0x0000_0000	31.3.3.1.9/31-79
0x53FC_0028 (IPU_INT_CTRL_1)	IPU Interrupt Control Register 1	R/W	0x0000_0000	31.3.3.1.10/31-103
0x53FC_002C (IPU_INT_CTRL_2)	IPU Interrupt Control Register 2	R/W	0x0000_0000	31.3.3.1.11/31-104
0x53FC_0030 (IPU_INT_CTRL_3)	IPU Interrupt Control Register 3	R/W	0x0000_0000	31.3.3.1.12/31-105
0x53FC_0034 (IPU_INT_CTRL_4)	IPU Interrupt Control Register 4	R/W	0x0000_0000	31.3.3.1.13/31-108
0x53FC_0038 (IPU_INT_CTRL_5)	IPU Interrupt Control Register 5	R/W	0x0000_0000	31.3.3.1.14/31-109
0x53FC_003C (IPU_INT_STAT_1)	IPU Interrupt Status Register 1	R/W1C	0x0000_0000	31.3.3.1.15/31-112
0x53FC_0040 (IPU_INT_STAT_2)	IPU Interrupt Status Register 2	R/W1C	0x0000_0000	31.3.3.1.16/31-113
0x53FC_0044 (IPU_INT_STAT_3)	IPU Interrupt Status Register 3	R/W1C	0x0000_0000	31.3.3.1.17/31-114
0x53FC_0048 (IPU_INT_STAT_4)	IPU Interrupt Status Register 4	R/W1C	0x0000_0000	31.3.3.1.18/31-117
0x53FC_004C (IPU_INT_STAT_5)	IPU Interrupt Status Register 5	R/W1C	0x0000_0000	31.3.3.1.19/31-118
0x53FC_0050 (IPU_BRK_CTRL_1)	IPU Break Control Register 1	R/W	0x0000_0000	31.3.3.1.20/31-121
0x53FC_0054 (IPU_BRK_CTRL_2)	IPU Break Control Register 2	R/W	0x0000_0000	31.3.3.1.21/31-123
0x53FC_0058 (IPU_BRK_STAT)	IPU Break Status Register	R	0x0000_0000	31.3.3.1.22/31-124
0x53FC_005C (IPU_DIAGB_CTRL)	IPU Diagnostic Bus Control Register	R/W	0x0000_0000	31.3.3.1.23/31-125
0x53FC_0060 (CSI_SENS_CONF)	CSI Sensor Configuration Register	R/W	0x0000_0000	31.3.3.2.1/31-138
0x53FC_0064 (CSI_SENS_FRM_SIZE)	CSI Sensor Frame Size Register	R/W	0x0000_0000	31.3.3.2.2/31-139
0x53FC_0068 (CSI_ACT_FRM_SIZE)	CSI Actual Frame Size Register	R/W	0x0000_0000	31.3.3.2.3/31-140

Table 31-14. IPU Memory Map (Continued)

Address	Register	Access	Reset Value	Section
0x53FC_006C (CSI_OUT_FRM_CTRL)	CSI Output Frame Control Register	R/W	0x0000_0000	31.3.3.2.4/31-141
0x53FC_0070 (CSI_TST_CTRL)	CSI Test Control Register	R/W	0x0000_0000	31.3.3.2.5/31-142
0x53FC_0074 (CSI_CCIR_CODE_1)	CSI CCIR Code Register 1	R/W	0x0000_0000	31.3.3.2.6/31-143
0x53FC_0078 (CSI_CCIR_CODE_2)	CSI CCIR Code Register 2	R/W	0x0000_0000	31.3.3.2.7/31-144
0x53FC_007C (CSI_CCIR_CODE_3)	CSI CCIR Code Register 3	R/W	0x0000_0000	31.3.3.2.8/31-145
0x53FC_0080 (CSI_FLASH_STROBE_1)	CSI Flash Strobe Register 1	R/W	0x0000_0000	31.3.3.2.9/31-145
0x53FC_0084 (CSI_FLASH_STROBE_2)	CSI Flash Strobe Register 2	R/W	0x0000_0000	31.3.3.2.10/31-146
0x53FC_0088 (IC_CONF)	IC Configuration Register	R/W	0x0000_0000	31.3.3.3.1/31-147
0x53FC_008C (IC_PRP_ENC_RSC)	IC Preprocessing Encoder Resizing Coefficients Register	R/W	0x2000_2000	31.3.3.3.2/31-150
0x53FC_0090 (IC_PRP_VF_RSC)	IC Preprocessing View-Finder Resizing Coefficients Register	R/W	0x2000_2000	31.3.3.3.3/31-151
0x53FC_0094 (IC_PP_RSC)	IC Post-Processing Resizing Coefficients Register	R/W	0x2000_2000	31.3.3.3.4/31-152
0x53FC_0098 (IC_CMBP_1)	IC Combining Parameters Register 1	R/W	0x0000_0000	31.3.3.3.5/31-153
0x53FC_009C (IC_CMBP_2)	IC Combining Parameters Register 2	R/W	0x0000_0000	31.3.3.3.6/31-154
0x53FC_00A0 (PF_CONF)	Post Filter Configuration Register	R/W	0x0000_0000	31.3.3.4.1/31-154
0x53FC_00A4 (IDMAC_CONF)	IDMAC Configuration Register	R/W	0x0000_0000	31.3.3.5.1/31-155
0x53FC_00A8 (IDMAC_CHA_EN)	IDMAC Channel Enable Register	R/W	0x0000_0000	31.3.3.5.2/31-157
0x53FC_00Ac (IDMAC_CHA_PRI)	IDMAC Channel Priority Register	R/W	0x0000_0000	31.3.3.5.3/31-157
0x53FC_00B0 (IDMAC_CHA_BUSY)	IDMAC Channel Busy Register	Read only	0x0000_0000	31.3.3.5.4/31-159
0x53FC_00B4 (SDC_COM_CONF)	SDC Common Configuration Register	R/W	0x0000_0000	31.3.3.6.1/31-159
0x53FC_00B8 (SDC_GRAPH_WIND_CTRL)	SDC Graphic Window Control Register	R/W	0x0000_0000	31.3.3.6.2/31-161
0x53FC_00BC (SDC_FG_POS)	SDC Foreground Window Position Register	R/W	0x0000_0000	31.3.3.6.3/31-163
0x53FC_00C0 (SDC_BG_POS)	SDC Background Window Position Register	R/W	0x0000_0000	31.3.3.6.4/31-164
0x53FC_00C4 (SDC_CUR_POS)	SDC Cursor Position Register	R/W	0x0000_0000	31.3.3.6.5/31-164
0x53FC_00C8 (SDC_CUR_BLINK_PWM_CTRL)	SDC Cursor Blinking and PWM Contrast Control Register	R/W	0x0000_0000	31.3.3.6.6/31-165
0x53FC_00CC (SDC_CUR_MAP)	SDC Color Cursor Mapping Register	R/W	0x0000_0000	31.3.3.6.7/31-166
0x53FC_00D0 (SDC_HOR_CONF)	SDC Horizontal Configuration Register	R/W	0x0000_0000	31.3.3.6.8/31-167

Table 31-14. IPU Memory Map (Continued)

Address	Register	Access	Reset Value	Section
0x53FC_00D4 (SDC_VER_CONF)	SDC Vertical Configuration Register	R/W	0x0000_0000	31.3.3.6.9/31-168
0x53FC_00D8 (SDC_SHARP_CONF_1)	SDC Sharp Configuration Register 1	R/W	0x0000_0000	31.3.3.6.10/31-170
0x53FC_00DC (SDC_SHARP_CONF_2)	SDC Sharp Configuration Register 2	R/W	0x0000_0000	31.3.3.6.11/31-171
0x53FC_00E0 (ADC_CONF)	ADC Configuration Register	R/W	0x2020_0420	31.3.3.7.1/31-171
0x53FC_00E4 (ADC_SYSCHA1_SA)	ADC System Channel 1 Start Address Register	R/W	0x0000_0000	31.3.3.7.2/31-174
0x53FC_00E8 (ADC_SYSCHA2_SA)	ADC System Channel 2 Start Address Register	R/W	0x0000_0000	31.3.3.7.3/31-175
0x53FC_00EC (ADC_PRPCHAN_SA)	ADC Pre-Processing Channel Start Address Register	R/W	0x0000_0000	31.3.3.7.4/31-176
0x53FC_00F0 (ADC_PPCHAN_SA)	ADC Post-Processing Channel Start Address Register	R/W	0x0000_0000	31.3.3.7.5/31-177
0x53FC_00F4 (ADC_DISP0_CONF)	ADC Display 0 Configuration Register	R/W	0x0000_0000	31.3.3.7.6/31-178
0x53FC_00F8 (ADC_DISP0_RD_AP)	ADC Display 0 Read Acknowledge Pattern Register	R/W	0x0000_0000	31.3.3.7.7/31-179
0x53FC_00FC (ADC_DISP0_RDM)	ADC Display 0 Read Mask Register	R/W	0x0000_0000	31.3.3.7.8/31-180
0x53FC_0100 (ADC_DISP0_SS)	ADC Display 0 Screen Size Register	R/W	0x0000_0000	31.3.3.7.9/31-180
0x53FC_0104 (ADC_DISP1_CONF)	ADC Display 1 Configuration Register	R/W	0x0000_0000	31.3.3.7.10/31-181
0x53FC_0108 (ADC_DISP1_RD_AP)	ADC Display 1 Read Acknowledge Pattern Register	R/W	0x0000_0000	31.3.3.7.11/31-183
0x53FC_010C (ADC_DISP1_RDM)	ADC Display 1 Read Mask Register	R/W	0x0000_0000	31.3.3.7.12/31-183
0x53FC_0110 (ADC_DISP12_SS)	ADC Display 1 Screen Size Register	R/W	0x0000_0000	31.3.3.7.13/31-184
0x53FC_0114 (ADC_DISP2_CONF)	ADC Display 2 Configuration Register	R/W	0x0000_0000	31.3.3.7.14/31-185
0x53FC_0118 (ADC_DISP2_RD_AP)	ADC Display 2 Read Acknowledge Pattern Register	R/W	0x0000_0000	31.3.3.7.15/31-186
0x53FC_011C (ADC_DISP2_RDM)	ADC Display 2 Read Mask Register	R/W	0x0000_0000	31.3.3.7.16/31-187
0x53FC_0120 (ADC_DISP_VSYNC)	ADC Displays Vertical Synchronization Register	R/W	0x0000_0000	31.3.3.7.17/31-188
0x53FC_0124 (DI_DISP_IF_CONF)	DI Display Interface Configuration Register	R/W	0x0000_0000	31.3.3.8.1/31-190
0x53FC_0128 (DI_DISP_SIG_POL)	DI Display Signals Polarity Register	R/W	0x0000_0000	31.3.3.8.2/31-193
0x53FC_012C (DI_SER_DISP1_CONF)	DI Serial Display 1 Configuration Register	R/W	0x0000_0000	31.3.3.8.3/31-196
0x53FC_0130 (DI_SER_DISP2_CONF)	DI Serial Display 2 Configuration Register	R/W	0x0000_0000	31.3.3.8.4/31-198
0x53FC_0134 (DI_HSP_CLK_PER)	DI HSP_CLK Period Register	R/W	0x0000_0000	31.3.3.8.5/31-200

Table 31-14. IPU Memory Map (Continued)

Address	Register	Access	Reset Value	Section
0x53FC_0138 (DI_DISP0_TIME_CONF_1)	DI Display 0 Time Configuration Register 1	R/W	0x0000_0000	31.3.3.8.6/31-201
0x53FC_013C (DI_DISP0_TIME_CONF_2)	DI Display 0 Time Configuration Register 2	R/W	0x0000_0000	31.3.3.8.7/31-203
0x53FC_0140 (DI_DISP0_TIME_CONF_3)	DI Display 0 Time Configuration Register 3	R/W	0x0000_0000	31.3.3.8.8/31-204
0x53FC_0144 (DI_DISP1_TIME_CONF_1)	DI Display 1 Time Configuration Register 1	R/W	0x0000_0000	31.3.3.8.9/31-205
0x53FC_0148 (DI_DISP1_TIME_CONF_2)	DI Display 1 Time Configuration Register 2	R/W	0x0000_0000	31.3.3.8.10/31-206
0x53FC_014C (DI_DISP1_TIME_CONF_3)	DI Display 1 Time Configuration Register 3	R/W	0x0000_0000	31.3.3.8.11/31-207
0x53FC_0150 (DI_DISP2_TIME_CONF_1)	DI Display 2 Time Configuration Register 1	R/W	0x0000_0000	31.3.3.8.12/31-208
0x53FC_0154 (DI_DISP2_TIME_CONF_2)	DI Display 2 Time Configuration Register 2	R/W	0x0000_0000	31.3.3.8.13/31-209
0x53FC_0158 (DI_DISP2_TIME_CONF_3)	DI Display 2 Time Configuration Register 3	R/W	0x0000_0000	31.3.3.8.14/31-210
0x53FC_015C (DI_DISP3_TIME_CONF)	DI Display 3 Time Configuration Register	R/W	0x0000_0000	31.3.3.8.15/31-211
0x53FC_0160 (DI_DISP0_DB0_MAP)	DI Display 0 Data Byte 0 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.16/31-212
0x53FC_0164 (DI_DISP0_DB1_MAP)	DI Display 0 Data Byte 1 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.17/31-213
0x53FC_0168 (DI_DISP0_DB2_MAP)	DI Display 0 Data Byte 2 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.18/31-215
0x53FC_016C (DI_DISP0_CB0_MAP)	DI Display 0 Command Byte 0 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.19/31-216
0x53FC_0170 (DI_DISP0_CB1_MAP)	DI Display 0 Command Byte 1 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.20/31-217
0x53FC_0174 (DI_DISP0_CB2_MAP)	DI Display 0 Command Byte 2 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.21/31-219
0x53FC_0178 (DI_DISP1_DB0_MAP)	DI Display 0 Data Byte 0 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.22/31-220
0x53FC_017C (DI_DISP1_DB1_MAP)	DI Display 0 Data Byte1 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.23/31-221
0x53FC_0180 (DI_DISP1_DB2_MAP)	DI Display 0 Data Byte 2 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.24/31-223
0x53FC_0184 (DI_DISP1_CB0_MAP)	DI Display 1 Command Byte 0 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.25/31-224

Table 31-14. IPU Memory Map (Continued)

Address	Register	Access	Reset Value	Section
0x53FC_0188 (DI_DISP1_CB1_MAP)	DI Display 1 Command Byte 1 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.26/31-225
0x53FC_018C (DI_DISP1_CB2_MAP)	DI Display 1 Command Byte 2 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.27/31-227
0x53FC_0190 (DI_DISP2_DB0_MAP)	DI Display 2 Data Byte 0 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.28/31-228
0x53FC_0194 (DI_DISP2_DB1_MAP)	DI Display 2 Data Byte 1 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.29/31-229
0x53FC_0198 (DI_DISP2_DB2_MAP)	DI Display 2 Data Byte 2 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.30/31-230
0x53FC_019C (DI_DISP2_CB0_MAP)	DI Display 2 Command Byte 0 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.31/31-232
0x53FC_01A0 (DI_DISP2_CB1_MAP)	DI Display 2 Command Byte 1 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.32/31-233
0x53FC_01A4 (DI_DISP2_CB2_MAP)	DI Display 2 Command Byte 2 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.33/31-234
0x53FC_01A8 (DI_DISP3_B0_MAP)	DI Display 3 Byte 0 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.34/31-235
0x53FC_01AC (DI_DISP3_B1_MAP)	DI Display 3 Byte 1 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.35/31-237
0x53FC_01B0 (DI_DISP3_B2_MAP)	DI Display 3 Byte 2 Mapping Register	R/W	0x0000_FFFF	31.3.3.8.36/31-238
0x53FC_01B4 (DI_DISP_ACC_CC)	DI Display Access Cycles Count Register	R/W	0x0000_0000	31.3.3.8.37/31-239
0x53FC_01B8 (DI_DISP_LLA_CONF)	DI Display Low Level Access Configuration Register	R/W	0x0000_0000	31.3.3.8.38/31-241
0x53FC_01BC (DI_DISP_LLA_DATA)	DI Display Low Level Access Data Register	R/W	0x0000_0000	31.3.3.8.39/31-243

31.3.2 Register Summary

Figure 31-7 shows the key to the register fields and Table 31-15 shows the register figure conventions.



Figure 31-7. Key to Register Fields

Table 31-15. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.

Table 31-15. Register Figure Conventions (Continued)

Convention	Description
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
w1	Write one to set. A status bit that can be read, and is set by writing a one.
w1r	Write one to reset. A status bit that can be read, and is got a reset value by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 31-16 shows the IPU register summary.

Table 31-16. IPU Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0000 (IPU_CONF)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	PXL_ENDIAN	DU_EN	DI_EN	ADC_EN	SDC_EN	PF_EN	ROT_EN	IC_EN	CSI_EN
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FC_0004 (IPU_CHA_BUF0_RDY)	R	DMAPF_7_BUF0_RDY	DMAPF_6_BUF0_RDY	DMAPF_5_BUF0_RDY	DMAPF_4_BUF0_RDY	DMAPF_3_BUF0_RDY	DMAPF_2_BUF0_RDY	DMAPF_1_BUF0_RDY	DMAPF_0_BUF0_RDY	DMAADC_7_BUF0_RDY	DMAADC_6_BUF0_RDY	DMAADC_5_BUF0_RDY	DMAADC_4_BUF0_RDY	DMAADC_3_BUF0_RDY	DMAADC_2_BUF0_RDY	DMASDC_3_BUF0_RDY	DMASDC_2_BUF0_RDY
	W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s
	R	DMASDC_1_BUF0_RDY	DMASDC_0_BUF0_RDY	DMAIC_13_BUF0_RDY	DMAIC_12_BUF0_RDY	DMAIC_11_BUF0_RDY	DMAIC_10_BUF0_RDY	DMAIC_9_BUF0_RDY	DMAIC_8_BUF0_RDY	DMAIC_7_BUF0_RDY	DMAIC_6_BUF0_RDY	DMAIC_5_BUF0_RDY	DMAIC_4_BUF0_RDY	DMAIC_3_BUF0_RDY	DMAIC_2_BUF0_RDY	DMAIC_1_BUF0_RDY	DMAIC_0_BUF0_RDY
	W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s
0x53FC_0008 (IPU_CHA_BUF1_RDY)	R	DMAPF_7_BUF1_RDY	DMAPF_6_BUF1_RDY	DMAPF_5_BUF1_RDY	DMAPF_4_BUF1_RDY	DMAPF_3_BUF1_RDY	DMAPF_2_BUF1_RDYY	DMAPF_1_BUF1_RDY	DMAPF_0_BUF1_RDY	DMAADC_7_BUF1_RDY	DMAADC_6_BUF1_RDY	DMAADC_5_BUF1_RDY	DMAADC_4_BUF1_RDY	DMAADC_3_BUF1_RDY	DMAADC_2_BUF1_RDY	DMASDC_3_BUF1_RDY	DMASDC_2_BUF1_RDY
	W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s
	R	DMASDC_1_BUF1_RDY	DMASDC_0_BUF1_RDY	DMAIC_13_BUF1_RDY	DMAIC_12_BUF1_RDY	DMAIC_11_BUF1_RDY	DMAIC_10_BUF1_RDY	DMAIC_9_BUF1_RDY	DMAIC_8_BUF1_RDY	DMAIC_7_BUF1_RDY	DMAIC_6_BUF1_RDY	DMAIC_5_BUF1_RDY	DMAIC_4_BUF1_RDY	DMAIC_3_BUF1_RDY	DMAIC_2_BUF1_RDY	DMAIC_1_BUF1_RDY	DMAIC_0_BUF1_RDY
	W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_000C (IPU_CHA_DB_MODE_SEL)	R	0	0	DMAPF_5_DBMS	0	0	DMAPF_2_DBMS	0	0	0	0	0	0	DMAADC_3_DBMS	DMAADC_2_DBMS	0	DMASDC_2_DBMS
	W																
	R	DMASDC_1_DBMS	DMASDC_0_DBMS	DMAIC_13_DBMS	DMAIC_12_DBMS	DMAIC_11_DBMS	DMAIC_10_DBMS	DMAIC_9_DBMS	DMAIC_8_DBMS	DMAIC_7_DBMS	DMAIC_6_DBMS	DMAIC_5_DBMS	DMAIC_4_DBMS	DMAIC_3_DBMS	DMAIC_2_DBMS	DMAIC_1_DBMS	DMAIC_0_DBMS
	W																
0x53FC_0010 (IPU_CHA_CUR_BUF)	R	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r
	W	DMAPF_7_CUR_BUF	DMAPF_6_CUR_BUF	DMAPF_5_CUR_BUF	DMAPF_4_CUR_BUF	DMAPF_3_CUR_BUF	DMAPF_2_CUR_BUF	DMAPF_1_CUR_BUF	DMAPF_0_CUR_BUF	DMAADC_7_CUR_BUF	DMAADC_6_CUR_BUF	DMAADC_5_CUR_BUF	DMAADC_4_CUR_BUF	DMAADC_3_CUR_BUF	DMAADC_2_CUR_BUF	DMASDC_3_CUR_BUF	DMASDC_2_CUR_BUF
	R	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r
	W	DMASDC_1_CUR_BUF	DMASDC_0_CUR_BUF	DMAIC_13_CUR_BUF	DMAIC_12_CUR_BUF	DMAIC_11_CUR_BUF	DMAIC_10_CUR_BUF	DMAIC_9_CUR_BUF	DMAIC_8_CUR_BUF	DMAIC_7_CUR_BUF	DMAIC_6_CUR_BUF	DMAIC_5_CUR_BUF	DMAIC_4_CUR_BUF	DMAIC_3_CUR_BUF	DMAIC_2_CUR_BUF	DMAIC_1_CUR_BUF	DMAIC_0_CUR_BUF

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0014 (IPU_FS_PROC_FLOW)	R	0	PP_ROT_DEST_SEL			0	PP_DEST_SEL			0	PRPVF_ROT_DEST_SEL			0	PRPVF_DEST_SEL		
	W																
	R	0	0	PF_DEST_SEL		PP_ROT_SRC_SEL		PP_SRC_SEL		0	PRPVF_ROT_SRC_SEL	PRPENC_ROT_SRC_SEL	PRPENC_DEST_SEL	0	0	VF_IN_VALID	ENC_IN_VALID
	W																
0x53FC_0018 (IPU_FS_DISP_FLOW)	R	0	0	0	0	0	0	AUTO_REF_PER									
	W																
	R	0	ADC3_SRC_SEL			0	ADC2_SRC_SEL			0	SDC1_SRC_SEL			0	SDC0_SRC_SEL		
	W																
0x53FC_001C (IPU_TASKS_STAT)	R	ADC_SYS2CHAN_LOCK	ADC_SYS1CHAN_LOCK	ADC_PPCHAN_LOCK	ADC_PRPCHAN_LOCK	ADCSYS2_TSTAT		ADCSYS1_TSTAT		PF_TSTAT		PP_ROT_TSTAT		VF_ROT_TSTAT		ENC_ROT_TSTAT	
	W																
	R	0	PF_H264_Y_PAUSE	SDC_PIX_SKIP	PP_TSTAT		VF_TSTAT		ENC_TSTAT		MEM2PRP_TSTAT			CSI2MEM_TSTAT		CSI_SKIP_TSTAT	
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FC_0020 (IPU_IMA_ADDR)	R	0	0	0	0	0	0	0	0	0	0	0	0	MEM_NU			
	W																
	R	ROW_NU													WORD_NU		
	W																
0x53FC_0024 (IPU_IMA_DATA)	R	IMA_DATA[31:16]															
	W																
	R	IMA_DATA[15:0]															
	W																
0x53FC_0028 (IPU_INT_CTRL_1)	R	DMAPF_7_EOF_EN	DMAPF_6_EOF_EN	DMAPF_5_EOF_EN	DMAPF_4_EOF_EN	DMAPF_3_EOF_EN	DMAPF_2_EOF_EN	DMAPF_1_EOF_EN	DMAPF_0_EOF_EN	DMAADC_7_EOF_EN	DMAADC_6_EOF_EN	DMAADC_5_EOF_EN	DMAADC_4_EOF_EN	DMAADC_3_EOF_EN	DMAADC_2_EOF_EN	DMASDC_3_EOF_EN	DMASDC_2_EOF_EN
	W																
	R	DMASDC_1_EOF_EN	DMASDC_0_EOF_EN	DMAIC_13_EOF_EN	DMAIC_12_EOF_EN	DMAIC_11_EOF_EN	DMAIC_10_EOF_EN	DMAIC_9_EOF_EN	DMAIC_8_EOF_EN	DMAIC_7_EOF_EN	DMAIC_6_EOF_EN	DMAIC_5_EOF_EN	DMAIC_4_EOF_EN	DMAIC_3_EOF_EN	DMAIC_2_EOF_EN	DMAIC_1_EOF_EN	DMAIC_0_EOF_EN
	W																
0x53FC_002C (IPU_INT_CTRL_2)	R	DMAPF_7_NFACK_EN	DMAPF_6_NFACK_EN	DMAPF_5_NFACK_EN	DMAPF_4_NFACK_EN	DMAPF_3_NFACK_EN	DMAPF_2_NFACK_EN	DMAPF_1_NFACK_EN	DMAPF_0_NFACK_EN	DMAADC_7_NFACK_EN	DMAADC_6_NFACK_EN	DMAADC_5_NFACK_EN	DMAADC_4_NFACK_EN	DMAADC_3_NFACK_EN	DMAADC_2_NFACK_EN	DMASDC_3_NFACK_EN	DMASDC_2_NFACK_EN
	W																
	R	DMASDC_1_NFACK_EN	DMASDC_0_NFACK_EN	DMAIC_13_NFACK_EN	DMAIC_12_NFACK_EN	DMAIC_11_NFACK_EN	DMAIC_10_NFACK_EN	DMAIC_9_NFACK_EN	DMAIC_8_NFACK_EN	DMAIC_7_NFACK_EN	DMAIC_6_NFACK_EN	DMAIC_5_NFACK_EN	DMAIC_4_NFACK_EN	DMAIC_3_NFACK_EN	DMAIC_2_NFACK_EN	DMAIC_1_NFACK_EN	DMAIC_0_NFACK_EN
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0030 (IPU_INT_CTRL_3)	R	0	0	0	0	0	0	0	0	STOP_MODE_ACK_EN	ADC_SYS2_EOF_EN	ADC_SYS1_EOF_EN	ADC_PP_EOF_EN	ADC_PRP_EOF_EN	ADC_DISP12_VSYNC_EN	ADC_DISP0_VSYNC_EN	SDC_DISP3_VSYNC_EN
	W																
	R	DMAADC_3_SBUF_END_EN	DMAADC_2_SBUF_END_EN	DMASDC_2_SBUF_END_EN	DMASDC_1_SBUF_END_EN	DMASDC_0_SBUF_END_EN	DMAIC_6_SBUF_END_EN	DMAIC_5_SBUF_END_EN	DMAIC_4_SBUF_END_EN	DMAIC_3_SBUF_END_EN	CSI_EOF_EN	CSI_NF_EN	SERIAL_DATA_FINISH_EN	SDC_MSK_EOF_EN	SDC_FG_EOF_EN	SDC_BG_EOF_EN	BRK_RQ_STAT_EN
	W																
0x53FC_0034 (IPU_INT_CTRL_4)	R	DMAPF_7_NFB4EOF_ERR_EN	DMAPF_6_NFB4EOF_ERR_EN	DMAPF_5_NFB4EOF_ERR_EN	DMAPF_4_NFB4EOF_ERR_EN	DMAPF_3_NFB4EOF_ERR_EN	DMAPF_2_NFB4EOF_ERR_EN	DMAPF_1_NFB4EOF_ERR_EN	DMAPF_0_NFB4EOF_ERR_EN	DMAADC_7_NFB4EOF_ERR_EN	DMAADC_6_NFB4EOF_ERR_EN	DMAADC_5_NFB4EOF_ERR_EN	DMAADC_4_NFB4EOF_ERR_EN	DMAADC_3_NFB4EOF_ERR_EN	DMAADC_2_NFB4EOF_ERR_EN	DMASDC_3_NFB4EOF_ERR_EN	DMASDC_2_NFB4EOF_ERR_EN
	W																
	R	DMASDC_1_NFB4EOF_ERR_EN	DMASDC_0_NFB4EOF_ERR_EN	DMAIC_13_NFB4EOF_ERR_EN	DMAIC_12_NFB4EOF_ERR_EN	DMAIC_11_NFB4EOF_ERR_EN	DMAIC_10_NFB4EOF_ERR_EN	DMAIC_9_NFB4EOF_ERR_EN	DMAIC_8_NFB4EOF_ERR_EN	DMAIC_7_NFB4EOF_ERR_EN	DMAIC_6_NFB4EOF_ERR_EN	DMAIC_5_NFB4EOF_ERR_EN	DMAIC_4_NFB4EOF_ERR_EN	DMAIC_3_NFB4EOF_ERR_EN	DMAIC_2_NFB4EOF_ERR_EN	DMAIC_1_NFB4EOF_ERR_EN	DMAIC_0_NFB4EOF_ERR_EN
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0038 (IPU_INT_CTRL_5)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SAHB_ADDR_ERR_EN
	W																
	R	DI_LLA_LOCK_ERR_EN	DI_ADC_LOCK_ERR_EN	VF_FRM_LOST_ERR_EN	ENC_FRM_LOST_ERR_EN	BAYER_FRM_LOST_ERR_EN	SDC_MSKD_ERR_EN	SDC_FGD_ERR_EN	SDC_BGD_ERR_EN	AHB_M2_ERR_EN	AHB_M1_ERR_EN	ADC_SYS2_TEARING_ERR_EN	ADC_SYS1_TEARING_ERR_EN	ADC_PP_TEARING_ERR_EN	VF_BUF_OVF_ERR_EN	ENC_BUF_OVF_ERR_EN	BAYER_BUF_OVF_ERR_EN
	W																
0x53FC_003C (IPU_INT_STAT_1)	R	DMAPF_7_EOF	DMAPF_6_EOF	DMAPF_5_EOF	DMAPF_4_EOF	DMAPF_3_EOF	DMAPF_2_EOF	DMAPF_1_EOF	DMAPF_0_EOF	DMAADC_7_EOF	DMAADC_6_EOF	DMAADC_5_EOF	DMAADC_4_EOF	DMAADC_3_EOF	DMAADC_2_EOF	DMASDC_3_EOF	DMASDC_2_EOF
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	DMASDC_1_EOF	DMASDC_0_EOF	DMAIC_13_EOF	DMAIC_12_EOF	DMAIC_11_EOF	DMAIC_10_EOF	DMAIC_9_EOF	DMAIC_8_EOF	DMAIC_7_EOF	DMAIC_6_EOF	DMAIC_5_EOF	DMAIC_4_EOF	DMAIC_3_EOF	DMAIC_2_EOF	DMAIC_1_EOF	DMAIC_0_EOF
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0040 (IPU_INT_STAT_2)	R	DMAPF_7_NFACK	DMAPF_6_NFACK	DMAPF_5_NFACK	DMAPF_4_NFACK	DMAPF_3_NFACK	DMAPF_2_NFACK	DMAPF_1_NFACK	DMAPF_0_NFACK	DMAADC_7_NFACK	DMAADC_6_NFACK	DMAADC_5_NFACK	DMAADC_4_NFACK	DMAADC_3_NFACK	DMAADC_2_NFACK	DMASDC_3_NFACK	DMASDC_2_NFACK
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	DMASDC_1_NFACK	DMASDC_0_NFACK	DMAIC_13_NFACK	DMAIC_12_NFACK	DMAIC_11_NFACK	DMAIC_10_NFACK	DMAIC_9_NFACK	DMAIC_8_NFACK	DMAIC_7_NFACK	DMAIC_6_NFACK	DMAIC_5_NFACK	DMAIC_4_NFACK	DMAIC_3_NFACK	DMAIC_2_NFACK	DMAIC_1_NFACK	DMAIC_0_NFACK
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
0x53FC_0044 (IPU_INT_STAT_3)	R	0	0	0	0	0	0	0	0	STOP_MODE_ACK	ADC_SYS2_EOF	ADC_SYS1_EOF	ADC_PP_EOF	ADC_PRP_EOF	ADC_DISP12_VSYNC	ADC_DISP0_VSYNC	SDC_DISP3_VSYNC
	W									w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	DMAADC_3_SBUF_END	DMAADC_2_SBUF_END	DMASDC_2_SBUF_END	DMASDC_1_SBUF_END	DMASDC_0_SBUF_END	DMAIC_6_SBUF_END	DMAIC_5_SBUF_END	DMAIC_4_SBUF_END	DMAIC_3_SBUF_END	CSI_EOF	CSI_NF	SERIAL_DATA_FINISH	SDC_MSK_EOF	SDC_FG_EOF	SDC_BG_EOF	BRK_RQ_STAT
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0048 (IPU_INT_STAT_4)	R	DMAPF_7_NFB4EOF_ERR	DMAPF_6_NFB4EOF_ERR	DMAPF_5_NFB4EOF_ERR	DMAPF_4_NFB4EOF_ERR	DMAPF_3_NFB4EOF_ERR	DMAPF_2_NFB4EOF_ERR	DMAPF_1_NFB4EOF_ERR	DMAPF_0_NFB4EOF_ERR	DMAADC_7_NFB4EOF_ERR	DMAADC_6_NFB4EOF_ERR	DMAADC_5_NFB4EOF_ERR	DMAADC_4_NFB4EOF_ERR	DMAADC_3_NFB4EOF_ERR	DMAADC_2_NFB4EOF_ERR	DMASDC_3_NFB4EOF_ERR	DMASDC_2_NFB4EOF_ERR
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	DMASDC_1_NFB4EOF_ERR	DMASDC_0_NFB4EOF_ERR	DMAIC_13_NFB4EOF_ERR	DMAIC_12_NFB4EOF_ERR	DMAIC_11_NFB4EOF_ERR	DMAIC_10_NFB4EOF_ERR	DMAIC_9_NFB4EOF_ERR	DMAIC_8_NFB4EOF_ERR	DMAIC_7_NFB4EOF_ERR	DMAIC_6_NFB4EOF_ERR	DMAIC_5_NFB4EOF_ERR	DMAIC_4_NFB4EOF_ERR	DMAIC_3_NFB4EOF_ERR	DMAIC_2_NFB4EOF_ERR	DMAIC_1_NFB4EOF_ERR	DMAIC_0_NFB4EOF_ERR
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
0x53FC_004C (IPU_INT_STAT_5)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SAHB_ADDR_ERR
	W																
	R	DI_LLA_LOCK_ERR	DI_ADC_LOCK_ERR	VF_FRM_LOST_ERR	ENC_FRM_LOST_ERR	BAYER_FRM_LOST_ERR	SDC_MSKD_ERR	SDC_FGD_ERR	SDC_BGD_ERR	AHB_M2_ERR	AHB_M1_ERR	ADC_SYS2_TEARING_ERR	ADC_SYS1_TEARING_ERR	ADC_PP_TEARING_ERR	VF_BUF_OVF_ERR	ENC_BUF_OVF_ERR	BAYER_BUF_OVF_ERR
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0050 (IPU_BRK_CTRL_1)	R	BRK_EVNT_NUM								BRK_GRP_SEL			BRK_SIG_SEL				
	W																
	R	0	0	0	SDC_DBG_MASK_DIS	BRK_SIG_COND_EN	BRK_COL_COND_EN	BRK_ROW_COND_EN	BRK_CHA_COND_EN	BRK_RQ_MODE		DBG_ENTER_MODE		0	DBG_EXIT	FRC_DGB	BRK_EN
	W																
0x53FC_0054 (IPU_BRK_CTRL_2)	R	CSI_CHA_EN	BRK_CHA_NUM					0	BRK_COL_NUM[11:3]								
	W																
	R	BRK_COL_NUM[2:0]			BRK_ROW_NUM												
	W																
0x53FC_0058 (IPU_BRK_STAT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	BRK_SRC	MCU_DBGRQ	IPU_BREAK_ACK
	W																
0x53FC_005C (IPU_DIAGB_CTRL)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
0x53FC_0060 (CSI_SENS_CONF)	R	0	0	0	0	0	0	0	0	DIV_RATIO							
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	EXT_VSYNC	0	0	0	DATA_WITDH		SENS_DATA_FORMAT		SENS_CLK_SRC	0	SENS_PRTCL		SENS_PIX_CLK_POL	DATA_POL	HSYNC_POL	VSYNC_POL
	W																
0x53FC_0064 (CSI_SENS_FRM_SIZE)	R	0	0	0	0	SENS_FRM_HEIGHT											
	W																
	R	0	0	0	0	SENS_FRM_WIDTH											
	W																
0x53FC_0068 (CSI_ACT_FRM_SIZE)	R	0	0	0	0	ACT_FRM_HEIGHT											
	W																
	R	0	0	0	0	ACT_FRM_WIDTH											
	W																
0x53FC_006C (CSI_OUT_FRM_CTRL)	R	0	0	HORZ_DWNS	VERT_DWNS	0	IC_TV_MODE	SKIP_VF				SKIP_ENC					
	W																
	R	HSC								VSC							
	W																
0x53FC_0070 (CSI_TST_CTRL)	R	0	0	0	0	0	0	0	TEST_GEN_MODE	PG_B_VALUE							
	W																
	R	PG_G_VALUE								PG_R_VALUE							
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0074 (CSI_CCIR_CODE_1)	R	0	0	0	0	0	0	0	CCIR_ERR_DET_EN	0	0	STRT_FLD0_ACTV			END_FLD0_ACTV		
	W																
	R	0	0	0	0	STRT_FLD0_BLNK_2ND			END_FLD0_BLNK_2ND			STRT_FLD0_BLNK_1ST			END_FLD0_BLNK_1ST		
	W																
0x53FC_0078 (CSI_CCIR_CODE_2)	R	0	0	0	0	0	0	0	0	0	0	STRT_FLD1_ACTV			END_FLD1_ACTV		
	W																
	R	0	0	0	0	STRT_FLD1_BLNK_2ND			END_FLD1_BLNK_2ND			STRT_FLD1_BLNK_1ST			END_FLD1_BLNK_1ST		
	W																
0x53FC_007C (CSI_CCIR_CODE_3)	R	0	0	0	0	0	0	0	0	CCIR_PRECOM[23:16]							
	W																
	R	CCIR_PRECOM[15:0]															
	W																
0x53FC_0080 (CSI_FLASH_STROBE_1)	R	SENS_ROW_DURATION															
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CLOCK_SEL
	W																
0x53FC_0084 (CSI_FLASH_STROBE_2)	R	STROBE_DURATION															
	W																
	R	STROBE_START_TIME													0	STROBE_POL	STROBE_EN
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0088 (IC_CONF)	R	CSI_MEM_WR_EN	RWS_EN	IC_KEY_COLOR_EN	IC_GLB_LOC_A	0	0	0	0	0	0	0	PP_ROT_EN	PP_CMB	PP_CSC2	PP_CSC1	PP_EN
	W																
	R	0	0	0	PRPVF_ROT_EN	PRPVF_CMB	PRPVF_CSC2	PRPVF_CSC1	PRPVF_EN	0	0	0	0	0	PRPENC_ROT_EN	PRPENC_CSC1	PRPENC_EN
	W																
0x53FC_008C (IC_PRP_ENC_RSC)	R	PRPENC_DS_R_V	PRPENC_RS_R_V														
	W																
	R	PRPENC_DS_R_H	PRPENC_RS_R_H														
	W																
0x53FC_0090 (IC_PRP_VF_RSC)	R	PRPVF_DS_R_V	PRPVF_RS_R_V														
	W																
	R	PRPVF_DS_R_H	PRPVF_RS_R_H														
	W																
0x53FC_0094 (IC_PP_RSC)	R	PP_DS_R_V	PP_RS_R_V														
	W																
	R	PP_DS_R_H	PP_RS_R_H														
	W																
0x53FC_0098 (IC_CMBP_1)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	IC_PP_ALPHA_V								IC_PRPVF_ALPHA_V							
	W																
0x53FC_009C (IC_CMBP_2)	R	0	0	0	0	0	0	0	0	IC_KEY_COLOR_R							
	W																
	R	IC_KEY_COLOR_G								IC_KEY_COLOR_B							
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FC_00A0 (PF_CONF)	R	0	0	0	0	0	0	0	0	0	0	H264_Y_PAUSE_ROW					
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	H264_Y_PAUSE_EN	0	PF_TYPE		
	W																
0x53FC_00A4 (IDMAC_CONF)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	SINGLE_AHB_M_EN	0	SRCNT			0	0	PRYM	
	W																
0x53FC_00A8 (IDMAC_CHA_EN)	R	DMAPF_7_CHAN_EN	DMAPF_6_CHAN_EN	DMAPF_5_CHAN_EN	DMAPF_4_CHAN_EN	DMAPF_3_CHAN_EN	DMAPF_2_CHAN_EN	DMAPF_1_CHAN_EN	DMAPF_0_CHAN_EN	DMAADC_7_CHAN_EN	DMAADC_6_CHAN_EN	DMAADC_5_CHAN_EN	DMAADC_4_CHAN_EN	DMAADC_3_CHAN_EN	DMAADC_2_CHAN_EN	DMASDC_3_CHAN_EN	DMASDC_2_CHAN_EN
	W																
	R	DMASDC_1_CHAN_EN	DMASDC_0_CHAN_EN	DMAIC_13_CHAN_EN	DMAIC_12_CHAN_EN	DMAIC_11_CHAN_EN	DMAIC_10_CHAN_EN	DMAIC_9_CHAN_EN	DMAIC_8_CHAN_EN	DMAIC_7_CHAN_EN	DMAIC_6_CHAN_EN	DMAIC_5_CHAN_EN	DMAIC_4_CHAN_EN	DMAIC_3_CHAN_EN	DMAIC_2_CHAN_EN	DMAIC_1_CHAN_EN	DMAIC_0_CHAN_EN
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_00Ac (IDMAC_CHA_PRI)	R	DMAPF_7_PRI	DMAPF_6_PRI	DMAPF_5_PRI	DMAPF_4_PRI	DMAPF_3_PRI	DMAPF_2_PRI	DMAPF_1_PRI	DMAPF_0_PRI	DMAADC_7_PRI	DMAADC_6_PRI	DMAADC_5_PRI	DMAADC_4_PRI	DMAADC_3_PRI	DMAADC_2_PRI	DMASDC_3_PRI	DMASDC_2_PRI
	W																
	R	DMASDC_1_PRI	DMASDC_0_PRI	DMAIC_13_PRI	DMAIC_12_PRI	DMAIC_11_PRI	DMAIC_10_PRI	DMAIC_9_PRI	DMAIC_8_PRI	DMAIC_7_PRI	DMAIC_6_PRI	DMAIC_5_PRI	DMAIC_4_PRI	DMAIC_3_PRI	DMAIC_2_PRI	DMAIC_1_PRI	DMAIC_0_PRI
	W																
0x53FC_00B0 (IDMAC_CHA_BUSY)	R	DMAPF_7_BUSY	DMAPF_6_BUSY	DMAPF_5_BUSY	DMAPF_4_BUSY	DMAPF_3_BUSY	DMAPF_2_BUSY	DMAPF_1_BUSY	DMAPF_0_BUSY	DMAADC_7_BUSY	DMAADC_6_BUSY	DMAADC_5_BUSY	DMAADC_4_BUSY	DMAADC_3_BUSY	DMAADC_2_BUSY	DMASDC_3_BUSY	DMASDC_2_BUSY
	W																
	R	DMASDC_1_BUSY	DMASDC_0_BUSY	DMAIC_13_BUSY	DMAIC_12_BUSY	DMAIC_11_BUSY	DMAIC_10_BUSY	DMAIC_9_BUSY	DMAIC_8_BUSY	DMAIC_7_BUSY	DMAIC_6_BUSY	DMAIC_5_BUSY	DMAIC_4_BUSY	DMAIC_3_BUSY	DMAIC_2_BUSY	DMAIC_1_BUSY	DMAIC_0_BUSY
	W																
0x53FC_00B4 (SDC_COM_CONF)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	COC		
	W																
	R	DUAL_MODE	SAVE_REFR_EN	0	SHARP	0	0	BG_EN	MASK_EN	SDC_KEY_COLOR_EN	SDC_GLB_LOC_A	GWSEL	FG_EN	FG_MCP_FORM	BG_MCP_FORM	SDC_MODE	
	W																
0x53FC_00B8 (SDC_GRAPH_WIND_CTRL)	R	SDC_ALPHA_V								SDC_KEY_COLOR_R							
	W																
	R	SDC_KEY_COLOR_G								SDC_KEY_COLOR_B							
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FC_00BC (SDC_FG_POS)	R	0	0	0	0	0	0	FGXP									
	W																
	R	0	0	0	0	0	0	FGYP									
	W																
0x53FC_00C0 (SDC_BG_POS)	R	0	0	0	0	0	0	BGXP									
	W																
	R	0	0	0	0	0	0	BGYP									
	W																
0x53FC_00C4 (SDC_CUR_POS)	R	0	CXW					CXP									
	W																
	R	0	CYH					CYP									
	W																
0x53FC_00C8 (SDC_CUR_BLINK_PWM_CTRL)	R	0	0	0	0	0	SCR		CC_EN	PWM							
	W																
	R	BK_EN	0	0	0	0	0	0	0	BKDIV							
	W																
0x53FC_00CC (SDC_CUR_MAP)	R	0	0	0	0	0	0	0	0	CUR_COL_R							
	W																
	R	CUR_COL_G								CUR_COL_B							
	W																
0x53FC_00D0 (SDC_HOR_CONF)	R	H_SYNC_WIDTH						SCREEN_WIDTH									
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	H_SYNC_DELAY			
	W																
0x53FC_00D4 (SDC_VER_CONF)	R	V_SYNC_WIDTH						SCREEN_HEIGHT									
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	V_SYNC_WIDTH_L
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x53FC_00D8 (SDC_SHARP_CONF_1)	R	0 0 0 0 0 0 REV_TOGGLE_DELAY
	W	
	R	PS_FALL_DELAY CLS_RISE_DELAY
	W	
0x53FC_00DC (SDC_SHARP_CONF_2)	R	0 0 0 0 0 0 PS_RISE_DELAY
	W	
	R	0 0 0 0 0 0 CLS_FALL_DELAY
	W	
0x53FC_00E0 (ADC_CONF)	R	SYS2_DATA_MAP SYS2_ADDR_INC SYS2_DISP_NUM SYS2_MODE SYS1_DATA_MAP SYS1_ADDR_INC SYS1_DISP_NUM SYS1_MODE
	W	
	R	SYS2_NO_TEARING SYS1_NO_TEARING PP_NO_TEARING PP_DATA_MAP PP_ADDR_INC PP_DISP_NUM PRP_DATA_MAP PRP_ADDR_INC PRP_DISP_NUM MCU_CHAN_EN PP_CHAN_EN PRP_CHAN_EN
	W	
0x53FC_00E4 (ADC_SYSCHA1_SA)	R	SYS1_START_TIME SYS1_CHAN_SA[22:16]
	W	
	R	SYS1_CHAN_SA[15:0]
	W	
0x53FC_00E8 (ADC_SYSCHA2_SA)	R	SYS2_START_TIME SYS2_CHAN_SA[22:16]
	W	
	R	SYS2_CHAN_SA[15:0]
	W	
0x53FC_00EC (ADC_PRPCHAN_SA)	R	0 0 0 0 0 0 0 0 0 PRP_CHAN_SA[22:16]
	W	
	R	PRPCHAN_SA[15:0]
	W	

Table 31-16. IPU Register Summary (Continued)

Name		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x53FC_00F0 (ADC_PPCHAN_SA)	R W	PP_START_TIME; PP_CHAN_SA[22:16]
	R W	PPCHAN_SA[15:0]
0x53FC_00F4 (ADC_DISP0_CONF)	R	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	W	
	R W	MCU_DISP0_DATA_MAP; MCU_DISP0_DATA_WIDTH; DISP0_TYPE; DISP0_SL
0x53FC_00F8 (ADC_DISP0_RD_AP)	R	0 0 0 0 0 0 0 0 DISP0_ACK_PTRN[23:16]
	W	
	R W	DISP0_ACK_PTRN[15:0]
0x53FC_00FC (ADC_DISP0_RDM)	R	0 0 0 0 0 0 0 0 DISP0_MASK_ACK_DATA[23:16]
	W	
	R W	DISP0_MASK_ACK_DATA[15:0]
0x53FC_0100 (ADC_DISP0_SS)	R	0 0 0 0 0 0 SCREEN0_HEIGHT
	W	
	R	0 0 0 0 0 0 SCREEN0_WIDTH
	W	

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0104 (ADC_DISP1_CONF)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	MCU_DISP1_DATA_MAP	MCU_DISP0_DATA_WIDTH	DISP0_TYPE		DISP0_SL											
	W																
0x53FC_0108 (ADC_DISP1_RD_AP)	R	0	0	0	0	0	0	0	0	DISP1_ACK_PTRN[23:16]							
	W																
	R	DISP1_ACK_PTRN[15:0]															
	W																
0x53FC_010C (ADC_DISP1_RDM)	R	0	0	0	0	0	0	0	0	DISP1_MASK_ACK_DATA[23:16]							
	W																
	R	DISP1_MASK_ACK_DATA[15:0]															
	W																
0x53FC_0110 (ADC_DISP12_SS)	R	0	0	0	0	0	0	SCREEN12_HEIGHT									
	W																
	R	0	0	0	0	0	0	SCREEN12_WIDTH									
	W																
0x53FC_0114 (ADC_DISP2_CONF)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	MCU_DISP2_DATA_MAP	MCU_DISP0_DATA_WIDTH	DISP0_TYPE		DISP0_SL											
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0118 (ADC_DISP2_RD_AP)	R	0	0	0	0	0	0	0	0	DISP2_ACK_PTRN[23:16]							
	W																
	R	DISP2_ACK_PTRN[15:0]															
	W																
0x53FC_011C (ADC_DISP2_RDM)	R	0	0	0	0	0	0	0	0	DISP2_MASK_ACK_DATA[23:16]							
	W																
	R	DISP2_MASK_ACK_DATA[15:0]															
	W																
0x53FC_0120 (ADC_DISP_VSYNC)	R	0	DISP12_VSYNC_WIDTH_L	DISP12_VSYNC_WIDTH						0	DISP0_VSYNC_WIDTH_L	DISP0_VSYNC_WIDTH					
	W																
	R	DISP_LN_WT										0	DISP12_VSYNC_SEL	DISP12_VSYNC_MODE		DISPL0_VSYNC_MODE	
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FC_0124 (DI_DISP_IF_CONF)	R	0	DISP012_DEAD_CLK_NUM				DISP3_CLK_IDLE	DISP3_CLK_SEL	DISP3_DATAMSK	0	0	DISP2_PAR_BURST_MODE		DISP2_IF_MODE			DISP2_EN
	W																
	R	0	0	DISP1_PAR_BURST_MODE		DISP1_IF_MODE			DISP1_EN	0	0	0	DISP0_PAR_BURST_MODE		DISP0_IF_MODE		DISP0_EN
	W																
0x53FC_0128 (DI_DISP_SIG_POL)	R	D2_BCLK_POL	D1_BCLK_POL	D0_BCLK_POL	D3_VSYNC_POL	D3_HSYNC_POL	D3_DRDY_SHARP_POL	D3_CLK_POL	D3_DATA_POL	D2_SER_RS_POL	D2_SD_CLK_POL	D2_SD_D_POL	D2_RD_POL	D2_WR_POL	D2_PAR_RS_POL	D2_CS_POL	D2_DATA_POL
	W																
	R	D1_SER_RS_POL	D1_SD_CLK_POL	D1_SD_D_POL	D1_RD_POL	D1_WR_POL	D1_PAR_RS_POL	D1_CS_POL	D1_DATA_POL	0	D12_VSYNC_POL	D0_VSYNC_POL	D0_RD_POL	D0_WR_POL	D0_PAR_RS_POL	D0_CS_POL	D0_DATA_POL
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FC_012C (DI_SER_DISP1_CONF)	R	0	0	0	0	0	0	0	DISP1_SER_BURST_MODE	0	0	0	DISP1_SER_BIT_NUM				
	W																
	R	DISP1_PREAMBLE								0	DISP1_PREAMBLE_LENGTH			0	DISP1_RW_CONFIG		DISP1_PREAMBLE_EN
	W																
0x53FC_0130 (DI_SER_DISP2_CONF)	R	0	0	0	0	0	0	0	DISP2_SER_BURST_MODE	0	0	0	DISP2_SER_BIT_NUM				
	W																
	R	DISP2_PREAMBLE								0	DISP2_PREAMBLE_LENGTH			0	DISP2_RW_CONFIG		DISP2_PREAMBLE_EN
	W																
0x53FC_0134 (DI_HSP_CLK_PER)	R	0	0	0	0	0	0	0	0	0	HSP_CLK_PERIOD_2						
	W																
	R	0	0	0	0	0	0	0	0	0	HSP_CLK_PERIOD_1						
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x53FC_0138 (DI_DISP0_TIME_CONF_1)	R	DISP0_IF_CLK_DOWN_WR (15:6) / DISP0_IF_CLK_UP_WR[9:4] (5:0)
	W	
	R	DISP0_IF_CLK_UP_WR[3:0] (15:12) / DISP0_IF_CLK_PER_WR (11:0)
	W	
0x53FC_013C (DI_DISP0_TIME_CONF_2)	R	DISP0_IF_CLK_DOWN_RD (15:6) / DISP0_IF_CLK_UP_RD[9:4] (5:0)
	W	
	R	DISP0_IF_CLK_UP_RD[3:0] (15:12) / DISP0_IF_CLK_PER_RD (11:0)
	W	
0x53FC_0140 (DI_DISP0_TIME_CONF_3)	R	0 (31) 0 (30) DISP0_RD_WAIT_ST (29:14) 0 (13) 0 (12) DISP0_READ_EN (11:0)
	W	
	R	0 (31) 0 (30) 0 (29) 0 (28) DISP0_PIX_CLK_PER (27:16)
	W	

Table 31-16. IPU Register Summary (Continued)

Name		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x53FC_0144 (DI_DISP1_TIME_CONF_1)	R W	DISP1_IF_CLK_DOWN_WR DISP1_IF_CLK_UP_WR[9:4]
	R W	DISP1_IF_CLK_UP_WR[3:0] DISP1_IF_CLK_PER_WR
0x53FC_0148 (DI_DISP1_TIME_CONF_2)	R W	DISP1_IF_CLK_DOWN_RD DISP1_IF_CLK_UP_RD[9:4]
	R W	DISP1_IF_CLK_UP_RD[3:0] DISP1_IF_CLK_PER_RD
0x53FC_014C (DI_DISP1_TIME_CONF_3)	R W	0 0 DISP1_RD_WAIT_ST 0 0 DISP1_READ_EN
	R W	0 0 0 0 DISP12_PIX_CLK_PER

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_0150 (DI_DISP2_TIME_CONF_1)	R	DISP2_IF_CLK_DOWN_WR										DISP2_IF_CLK_UP_WR[9:4]					
	W																
	R	DISP2_IF_CLK_UP_WR[3:0]				DISP2_IF_CLK_PER_WR											
	W																
0x53FC_0154 (DI_DISP2_TIME_CONF_2)	R	DISP2_IF_CLK_DOWN_RD										DISP2_IF_CLK_UP_RD[9:4]					
	W																
	R	DISP2_IF_CLK_UP_RD[3:0]				DISP2_IF_CLK_PER_RD											
	W																
0x53FC_0158 (DI_DISP2_TIME_CONF_3)	R	0	0	DISP2_RD_WAIT_ST		0	0	DISP2_READ_EN									
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x53FC_015C (DI_DISP3_TIME_CONF)	R W	DISP3_IF_CLK_DOWN_WR; DISP3_IF_CLK_UP_WR[9:4]
	R W	DISP3_IF_CLK_UP_WR[3:0]; DISP3_IF_CLK_PER_WR
0x53FC_0160 (DI_DISP0_DB0_MAP)	R W	0; MD00_OFFS2; MD00_OFFS1; MD00_OFFS0
	R W	MD00_M7; MD00_M6; MD00_M5; MD00_M4; MD00_M3; MD00_M2; MD00_M1; MD00_M0
0x53FC_0164 (DI_DISP0_DB1_MAP)	R W	0; MD01_OFFS2; MD01_OFFS1; MD01_OFFS0
	R W	MD01_M7; MD01_M6; MD01_M5; MD01_M4; MD01_M3; MD01_M2; MD01_M1; MD01_M0
0x53FC_0168 (DI_DISP0_DB2_MAP)	R W	0; MD02_OFFS2; MD02_OFFS1; MD02_OFFS0
	R W	MD02_M7; MD02_M6; MD02_M5; MD02_M4; MD02_M3; MD02_M2; MD02_M1; MD02_M0
0x53FC_016C (DI_DISP0_CB0_MAP)	R W	0; MC00_OFFS2; MC00_OFFS1; MC00_OFFS0
	R W	MC00_M7; MC00_M6; MC00_M5; MC00_M4; MC00_M3; MC00_M2; MC00_M1; MC00_M0
0x53FC_0170 (DI_DISP0_CB1_MAP)	R W	0; MC01_OFFS2; MC01_OFFS1; MC01_OFFS0
	R W	MC01_M7; MC01_M6; MC01_M5; MC01_M4; MC01_M3; MC01_M2; MC01_M1; MC01_M0

Table 31-16. IPU Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FC_0174 (DI_DISP0_CB2_MAP)	R	0	MC02_OFFS2					MC02_OFFS1					MC02_OFFS0				
	W																
	R	MC02_M 7		MC02_M 6		MC02_M 5		MC02_M 4		MC02_M 3		MC02_M 2		MC02_M 1		MC02_M 0	
	W																
0x53FC_0178 (DI_DISP1_DB0_MAP)	R	0	MD10_OFFS2					MD10_OFFS1					MD10_OFFS0				
	W																
	R	MD10_M 7		MD10_M 6		MD10_M 5		MD10_M 4		MD10_M 3		MD10_M 2		MD10_M 1		MD10_M 0	
	W																
0x53FC_017C (DI_DISP1_DB1_MAP)	R	0	MD11_OFFS2					MD11_OFFS1					MD11_OFFS0				
	W																
	R	MD11_M 7		MD11_M 6		MD11_M 5		MD11_M 4		MD11_M 3		MD11_M 2		MD11_M 1		MD11_M 0	
	W																
0x53FC_0180 (DI_DISP1_DB2_MAP)	R	0	MD12_OFFS2					MD12_OFFS1					MD12_OFFS0				
	W																
	R	MD12_M 7		MD12_M 6		MD12_M 5		MD12_M 4		MD12_M 3		MD12_M 2		MD12_M 1		MD12_M 0	
	W																
0x53FC_0184 (DI_DISP1_CB0_MAP)	R	0	MC10_OFFS2					MC10_OFFS1					MC10_OFFS0				
	W																
	R	MC10_M 7		MC10_M 6		MC10_M 5		MC10_M 4		MC10_M 3		MC10_M 2		MC10_M 1		M0MC10 _	
	W																
0x53FC_0188 (DI_DISP1_CB1_MAP)	R	0	MC11_OFFS2					MC11_OFFS1					MC11_OFFS0				
	W																
	R	MC11_M 7		MC11_M 6		MC11_M 5		MC11_M 4		MC11_M 3		MC11_M 2		MC11_M 1		M0MC11 _	
	W																
0x53FC_018C (DI_DISP1_CB2_MAP)	R	0	MC12_OFFS2					MC12_OFFS1					MC12_OFFS0				
	W																
	R	MC12_M 7		MC12_M 6		MC12_M 5		MC12_M 4		MC12_M 3		MC12_M 2		MC12_M 1		MC12_M 0	
	W																
0x53FC_0190 (DI_DISP2_DB0_MAP)	R	0	MD20_OFFS2					MD20_OFFS1					MD20_OFFS0				
	W																
	R	MD20_M 7		MD20_M 6		MD20_M 5		MD20_M 4		MD20_M 3		MD20_M 2		MD20_M 1		MD20_M 0	
	W																

Table 31-16. IPU Register Summary (Continued)

Name		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x53FC_0194 (DI_DISP2_DB1_MAP)	R	0 | MD21_OFFS2 | MD21_OFFS1 | MD21_OFFS0
	W	
	R	MD21_M7 | MD21_M6 | MD21_M5 | MD21_M4 | MD21_M3 | MD21_M2 | MD21_M1 | MD21_M0
	W	
0x53FC_0198 (DI_DISP2_DB2_MAP)	R	0 | MD22_OFFS2 | MD22_OFFS1 | MD22_OFFS0
	W	
	R	MD22_M7 | MD22_M6 | MD22_M5 | MD22_M4 | MD22_M3 | MD22_M2 | MD22_M1 | MD22_M0
	W	
0x53FC_019C (DI_DISP2_CB0_MAP)	R	0 | MC20_OFFS2 | MC20_OFFS1 | MC20_OFFS0
	W	
	R	MC20_M7 | MC20_M6 | MC20_M5 | MC20_M4 | MC20_M3 | MC20_M2 | MC20_M1 | MC20_M0
	W	
0x53FC_01A0 (DI_DISP2_CB1_MAP)	R	0 | MC21_OFFS2 | MC21_OFFS1 | MC21_OFFS0
	W	
	R	MC21_M7 | MC21_M6 | MC21_M5 | MC21_M4 | MC21_M3 | MC21_M2 | MC21_M1 | MC21_M0
	W	
0x53FC_01A4 (DI_DISP2_CB2_MAP)	R	0 | MC22_OFFS2 | MC22_OFFS1 | MC22_OFFS0
	W	
	R	MC22_M7 | MC22_M6 | MC22_M5 | MC22_M4 | MC22_M3 | MC22_M2 | MC22_M1 | MC22_M0
	W	
0x53FC_01A8 (DI_DISP3_B0_MAP)	R	0 | M30_OFFS2 | M30_OFFS1 | M30_OFFS0
	W	
	R	M30_M7 | M30_M6 | M30_M5 | M30_M4 | M30_M3 | M30_M2 | M30_M1 | M30_M0
	W	
0x53FC_01AC (DI_DISP3_B1_MAP)	R	0 | M31_OFFS2 | M31_OFFS1 | M31_OFFS0
	W	
	R	M31_M7 | M31_M6 | M31_M5 | M31_M4 | M31_M3 | M31_M2 | M31_M1 | M31_M0
	W	
0x53FC_01B0 (DI_DISP3_B2_MAP)	R	0 | M32_OFFS2 | M32_OFFS1 | M32_OFFS0
	W	
	R	M32_M7 | M32_M6 | M32_M5 | M32_M4 | M32_M3 | M32_M2 | M32_M1 | M32_M0
	W	

Table 31-16. IPU Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FC_01B4 (DI_DISP_ACC_CC)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	DISP3_IF_CLK_CNT_D		DISP2_IF_CLK_CNT_C		DISP2_IF_CLK_CNT_D		DISP1_IF_CLK_CNT_C		DISP1_IF_CLK_CNT_D		DISP0_IF_CLK_CNT_C		DISP0_IF_CLK_CNT_D	
	W																
0x53FC_01B8 (DI_DISP_LLA_CONF)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	DRCT_BE_MODE	DRCT_MAP_DC	DRCT_LOCK	DRCT_DISP_NUM		DRCT_RS
	W																
0x53FC_01BC (DI_DISP_LLA_DATA)	R	0	0	0	0	0	0	0	0	LLA_DATA[23:16]							
	W																
	R	LLA_DATA[15:0]															
	W																

31.3.3 Register Descriptions

31.3.3.1 IPU Common Registers

31.3.3.1.1 IPU Configuration Register (IPU_CONF)

This register contains general configuration parameters of IPU. It controls all units' clocks and enables.

0x53FC_0000 (IPU_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	PXL_ENDIAN	DU_EN	DI_EN	ADC_EN	SDC_EN	PF_EN	ROT_EN	IC_EN	CSI_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-8. IPU Configuration Register (IPU_CONF)

Table 31-17. IPU_CONF Field Descriptions

Field	Description
31–9	Reserved
8 PXL_ENDIAN	Pixel Endianness. This bit defines the pixel Endianness. 0 Little endianness 1 Big Endianness
7 DU_EN	Debug Unit enable. This bit enables the Debug Unit. 0 DU is disabled. 1 DU is enabled.
6 DI_EN	Display Interface enable. This bit enables the Display Interface. 0 DI is disabled. 1 DI is enabled.
5 ADC_EN	Asynchronous Display Controller enable. This bit enables the Asynchronous Display Controller. 0 ADC is disabled. 1 ADC is enabled.
4 SDC_EN	Synchronous Display Controller enable. This bit enables the Synchronous Display Controller. 0 SDC is disabled. 1 SDC is enabled.
3 PF_EN	Postfilter enable. This bit enables the Postfilter. 0 PF is disabled. 1 PF is enabled.
2 ROT_EN	Rotation Unit enable. This bit enables the Rotation Unit. 0 ROT is disabled. 1 ROT is enabled.

Table 31-17. IPU_CONF Field Descriptions (Continued)

Field	Description
1 IC_EN	Image Converter enable. This bit enables the Image Converter. 0 IC is disabled. 1 IC is enabled.
0 CSI_EN	Camera Sensor interface enable. This enables the CSI unit. 0 CSI is disabled. 1 CSI is enabled.

31.3.3.1.2 IPU Channels Buffer 0 Ready Register (IPU_CHA_BUF0_RDY)

The register contains buffer 0 ready control information for 32 IPU's DMA channels. Writing "1" to each field will set each bit. Writing "0" to each field simultaneously will clear all the bits.

0x53FC_0004 (IPU_CHA_BUF0_RDY) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DMAPF_7_BUF0_RDY	DMAPF_6_BUF0_RDY	DMAPF_5_BUF0_RDY	DMAPF_4_BUF0_RDY	DMAPF_3_BUF0_RDY	DMAPF_2_BUF0_RDY	DMAPF_1_BUF0_RDY	DMAPF_0_BUF0_RDY	DMAADC_7_BUF0_RDY	DMAADC_6_BUF0_RDY	DMAADC_5_BUF0_RDY	DMAADC_4_BUF0_RDY	DMAADC_3_BUF0_RDY	DMAADC_2_BUF0_RDY	DMASDC_3_BUF0_RDY	DMASDC_2_BUF0_RDY
W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMASDC_1_BUF0_RDY	DMASDC_0_BUF0_RDY	DMAIC_13_BUF0_RDY	DMAIC_12_BUF0_RDY	DMAIC_11_BUF0_RDY	DMAIC_10_BUF0_RDY	DMAIC_9_BUF0_RDY	DMAIC_8_BUF0_RDY	DMAIC_7_BUF0_RDY	DMAIC_6_BUF0_RDY	DMAIC_5_BUF0_RDY	DMAIC_4_BUF0_RDY	DMAIC_3_BUF0_RDY	DMAIC_2_BUF0_RDY	DMAIC_1_BUF0_RDY	DMAIC_0_BUF0_RDY
W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-9. IPU Channels Buffer 0 Ready Register (IPU_CHA_BUF0_RDY)

Table 31-18. IPU_CHA_BUF0_RDY

Field	Description
31–0 CHA#_BUF0_RDY[1]	Buffer 0 is ready. This bit indicates that core finished/writing reading buffer 0 in memory. 0 Buffer 0 is not ready. 1 Buffer 0 is ready.

[1] CHA# is the corresponding DMA channel indicated in Figure 31-9.

31.3.3.1.3 IPU Channels Buffer 1 Ready Register (IPU_CHA_BUF1_RDY)

The register contains buffer 1 ready control information for 32 IPU's DMA channels. Writing “1” to each field will set each bit. Writing “0” to each field simultaneously will clear all the bits.

0x53FC_0008
(IPU_CHA_BUF1_RDY)

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DMAPF_7_BUF1_RDY	DMAPF_6_BUF1_RDY	DMAPF_5_BUF1_RDY	DMAPF_4_BUF1_RDY	DMAPF_3_BUF1_RDY	DMAPF_2_BUF1_RDY	DMAPF_1_BUF1_RDY	DMAPF_0_BUF1_RDY	DMAADC_7_BUF1_RDY	DMAADC_6_BUF1_RDY	DMAADC_5_BUF1_RDY	DMAADC_4_BUF1_RDY	DMAADC_3_BUF1_RDY	DMAADC_2_BUF1_RDY	DMASDC_3_BUF1_RDY	DMASDC_2_BUF1_RDY
W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMASDC_1_BUF1_RDY	DMASDC_0_BUF1_RDY	DMAIC_13_BUF1_RDY	DMAIC_12_BUF1_RDY	DMAIC_11_BUF1_RDY	DMAIC_10_BUF1_RDY	DMAIC_9_BUF1_RDY	DMAIC_8_BUF1_RDY	DMAIC_7_BUF1_RDY	DMAIC_6_BUF1_RDY	DMAIC_5_BUF1_RDY	DMAIC_4_BUF1_RDY	DMAIC_3_BUF1_RDY	DMAIC_2_BUF1_RDY	DMAIC_1_BUF1_RDY	DMAIC_0_BUF1_RDY
W	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s	w1s
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-10. IPU Channels Buffer 1 Ready Register (IPU_CHA_BUF1_RDY)

Table 31-19. IPU_CHA_BUF1_RDY Field Descriptions

Field	Description
31–0[1] CHA#_BUF1_RDY	Buffer 1 is ready. This bit indicates that core finished/writing reading buffer 1 in memory. 0 Buffer 1 is not ready. 1 Buffer 1 is ready.

1 CHA# is the corresponding DMA channel indicated in Figure 31-10.

31.3.3.1.4 IPU Channel Double Buffer Mode Select Register (IPU_CHA_DB_MODE_SEL)

The register contains double buffer mode select control information for 32 IPU's DMA channels.

0x53FC_000C (IPU_CHA_DB_MODE_SEL) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	DMAPF_5_DBMS	0	0	DMAPF_2_DBMS	0	0	0	0	0	0	DMAADC_3_DBMS	DMAADC_2_DBMS	0	DMASDC_2_DBMS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMASDC_1_DBMS	DMASDC_0_DBMS	DMAIC_13_DBMS	DMAIC_12_DBMS	DMAIC_11_DBMS	DMAIC_10_DBMS	DMAIC_9_DBMS	DMAIC_8_DBMS	DMAIC_7_DBMS	DMAIC_6_DBMS	DMAIC_5_DBMS	DMAIC_4_DBMS	DMAIC_3_DBMS	DMAIC_2_DBMS	DMAIC_1_DBMS	DMAIC_0_DBMS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-11. IPU Channel Double Buffer Mode Select Register (IPU_CHA_DB_MODE_SEL)

Table 31-20. IPU_CHA_DB_MODE_SEL Field Descriptions

Field	Description
31–0 CHA#_DB_MODE_SEL[1]	Double buffer mode select. This bit indicates if a double buffer is used for this channel. 0 Double buffer is not used for this channel. 1 Double buffer is used for this channel.

1 CHA# is the corresponding DMA channel indicated in Figure 31-11.

31.3.3.1.5 IPU Channel Current Buffer Register (IPU_CHA_CUR_BUF)

The register contains current buffer status information for 32 IPU's DMA channels.

0x53FC_0010 (IPU_CHA_CUR_BUF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DMAPF_7_CUR_BUF	DMAPF_6_CUR_BUF	DMAPF_5_CUR_BUF	DMAPF_4_CUR_BUF	DMAPF_3_CUR_BUF	DMAPF_2_CUR_BUF	DMAPF_1_CUR_BUF	DMAPF_0_CUR_BUF	DMAADC_7_CUR_BUF	DMAADC_6_CUR_BUF	DMAADC_5_CUR_BUF	DMAADC_4_CUR_BUF	DMAADC_3_CUR_BUF	DMAADC_2_CUR_BUF	DMASDC_3_CUR_BUF	DMASDC_2_CUR_BUF
W	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r
Reset	0	0	[DMAPF_5_DBMS]	0	0	[DMAPF_2_DBMS]	0	0	0	0	0	0	[DMAADC_3_DBMS]	[DMAADC_2_DBMS]	0	[DMASDC_2_DBMS]

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMASDC_1_CUR_BUF	DMASDC_0_CUR_BUF	DMAIC_13_CUR_BUF	DMAIC_12_CUR_BUF	DMAIC_11_CUR_BUF	DMAIC_10_CUR_BUF	DMAIC_9_CUR_BUF	DMAIC_8_CUR_BUF	DMAIC_7_CUR_BUF	DMAIC_6_CUR_BUF	DMAIC_5_CUR_BUF	DMAIC_4_CUR_BUF	DMAIC_3_CUR_BUF	DMAIC_2_CUR_BUF	DMAIC_1_CUR_BUF	DMAIC_0_CUR_BUF
W	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r	w1r
Reset	[DMASDC_1_DBMS]	[DMASDC_0_DBMS]	[DMAIC_13_DBMS]	[DMAIC_12_DBMS]	[DMAIC_11_DBMS]	[DMAIC_10_DBMS]	[DMAIC_9_DBMS]	[DMAIC_8_DBMS]	[DMAIC_7_DBMS]	[DMAIC_6_DBMS]	[DMAIC_5_DBMS]	[DMAIC_4_DBMS]	[DMAIC_3_DBMS]	[DMAIC_2_DBMS]	[DMAIC_1_DBMS]	[DMAIC_0_DBMS]

Figure 31-12. IPU Channel Current Buffer Register (IPU_CHA_CUR_BUF)

Table 31-21. IPU_CHA_CUR_BUF Field Descriptions

Field	Description
31–0 CHA#_CUR_BUF[1]	Current buffer. This bit configures which buffer is in use by DMA when double buffer mode is selected. 0 Current buffer used by DMA is buffer 0. 1 Current buffer used by DMA is buffer 1.

[1] CHA# is the corresponding DMA channel indicated in Figure 31-12.

31.3.3.1.6 IPU Frame Synchronization Processing Flow Register (IPU_FS_PROC_FLOW)

The register contains IPU tasks status information.

0x53FC_0014 (IPU_FS_PROC_FLOW) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	PP_ROT_DEST_SEL			0	PP_DEST_SEL			0	PRPVF_ROT_DEST_SEL			0	PRPVF_DEST_SEL		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	PF_DEST_SEL		PP_ROT_SRC_SEL		PP_SRC_SEL		0	PRPVF_ROT_SRC_SEL	PRPENC_ROT_SRC_SEL	PRPENC_DEST_SEL	0	0	VF_IN_VALID	ENC_IN_VALID
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-13. IPU Frame Synchronization Processing Flow Register (IPU_FS_PROC_FLOW)

Table 31-22. IPU_FS_PROC_FLOW Field Descriptions

Field	Description
31	Reserved
30–28 PP_ROT_DEST_SEL	Rotation for post-processing destination select. This field select the destination of rotation for post-processing. Values: 000 Core 001 Post-processing 010 ADC system channel 1 011 ADC system channel 2 100 SDC background channel 101 SDC foreground channel 110 RSV 111 RSV
27	Reserved
26–24 PP_DEST_SEL	Post-processing destination select. This field select the destination of Post-processing. Values: 000 Core 001 Rotation for post-processing 010 ADC system channel 1 011 ADC system channel 2 100 SDC background channel 101 SDC foreground channel 110 ADC direct PP channel 111 RSV
23	Reserved
22–20 PRPVF_ROT_DEST_SEL	Rotation for view-finder destination select. This field select the destination of rotation for view-finder. Values: 000 Core 001 RSV 010 ADC system channel 1 011 ADC system channel 2 100 SDC background channel 101 SDC foreground channel 110 RSV 111 RSV
19	Reserved
18–16 PRPVF_DEST_SEL	Pre-processing for view-finder destination select. This field select the destination of pre-processing for view-finder. Values: 000 Core 001 Rotation for view-finder 010 ADC system channel 1 011 ADC system channel 2 100 SDC background channel 101 SDC foreground channel 110 ADC direct VF channel 111 RSV

Table 31-22. IPU_FS_PROC_FLOW Field Descriptions (Continued)

Field	Description
15–14	Reserved
13–12 PF_DEST_SEL	Post-filtering destination select. This field select the destination of post-filtering task. Values: 00 Core 01 Post-Processing 10 Rotation for post-processing 11 RSV
11–10 PP_ROT_SRC_SEL	Rotation for post processing source select. This field select the source of rotation for post-processing task. Values: 00 Core 01 Post-processing 10 Post-filtering 11 RSV
9–8 PP_SRC_SEL	Post-processing source select. This field selects the source of the Post-processing task. Values: 00 Core 01 Post-filtering 10 Rotation for post-processing 11 RSV
7	Reserved
6 PRPVF_ROT_SRC_SEL	Rotation for view-finder source select. This bit select the source of rotation for view-finder task. 0 View-finder rotation source is controlled by core. 1 View-finder rotation source is controlled by view-finder.
5 PRPENC_ROT_SRC_SEL	Rotation for encoding source select. This bit select the source of rotation for encoding task. 0 Encoding Rotation source is controlled by core. 1 Encoding rotation source is controlled by encoding.
4 PRPENC_DEST_SEL	Pre-processing for encoding destination select. This bit select the destination of encoding task. 0 Encoding destination is controlled by core. 1 Encoding destination is controlled by encoding rotation.
3–2	Reserved
1 VF_IN_VALID	View-finder input valid. Setting this bit indicates that the buffer in memory for viewfinder is validated by the core (valid only when RWS_EN is ‘1’). 0 View-finder should skip buffer in memory. 1 View-finder should use buffer in memory.
0 ENC_IN_VALID	Encoding input valid. Setting this bit indicates that the buffer in memory for encoding is validated by the core (valid only when RWS_EN is ‘1’). 0 Encoding should skip buffer in memory. 1 Encoding should use buffer in memory.

31.3.3.1.7 IPU Frame Synchronization Displaying Flow Register (IPU_FS_DISP_FLOW)

0x53FC_0018 (IPU_FS_DISP_FLOW) Access: User Read/Write



Figure 31-14. IPU Frame Synchronization Displaying Flow Register (IPU_FS_DISP_FLOW)

Table 31-23. IPU_FS_DISP_FLOW Field Descriptions

Field	Description
31–26	Reserved
25–16 AUTO_REF_PER	Autorefresh period minus 1. The actual value of autorefresh period is equal to the high speed clock (HSP_CLK) period multiplied by 2^{17}*(AUTO_REF_PER+1).
15	Reserved
14–12 ADC3_SRC_SEL	ADC system channel 2 source select. This field select the source of ADC system channel 2. Values: 000 Core 001 Rotation for View-Finder 010 Rotation for Post-processing 011 View-Finder 100 Post-processing 101 Snooping for channel 2 110 Autorefresh 111 Autorefresh with snooping for channel 2
11	Reserved

Table 31-23. IPU_FS_DISP_FLOW Field Descriptions (Continued)

Field	Description
10–8 ADC2_SRC_SEL	ADC system channel 1 source select. This field select the source of ADC system channel 1. Values: 000 Core 001 Rotation for View-Finder 010 Rotation for Post-processing 011 View-Finder 100 Post-processing 101 Snooping for channel 1 110 Autorefresh 111 Autorefresh with snooping for channel 1
7	Reserved
6–4 SDC1_SRC_SEL	SDC foreground channel (1) source select. This field select the source of SDC foreground channel (1). Values: 000 Core 001 Rotation for View-Finder 010 Rotation for Post-processing 011 View-Finder 100 Post-processing 101 RSV 110 RSV 111 RSV
3	Reserved
2–0 SDC0_SRC_SEL	SDC background channel (0) source select. This field select the source of SDC background channel (0). Values: 000 Core 001 Rotation for View-Finder 010 Rotation for Post-processing 011 View-Finder 100 Post-processing 101 RSV 110 RSV 111 RSV

31.3.3.1.8 IPU Tasks Status Register (IPU_TASKS_STAT)

This register contains IPU tasks' status information.

0x53FC_001C (IPU_TASKS_STAT) Access: User Read-Only



Figure 31-15. IPU Tasks Status Register (IPU_TASKS_STAT)

Table 31-24. IPU_TASKS_STAT Field Descriptions

Field	Description
31 ADC_SYS2CHAN_LOCK	ADC SYS2 Channel Locked. This bit is the Status of ADC SYS2 Channel. 0 Channel is unlocked (not busy). 1 Channel is locked (busy).
30 ADC_SYS1CHAN_LOCK	ADC SYS1 Channel Locked. This bit is the Status of ADC SYS1 Channel. 0 Channel is unlocked (not busy). 1 Channel is locked (busy).
29 ADC_PPCHAN_LOCK	ADC Post-Processing Channel Locked. This bit is the Status of ADC Post-Processing Channel. 0 Channel is unlocked (not busy). 1 Channel is locked (busy).
28 ADC_PRPCHAN_LOCK	ADC Pre-Processing Channel Locked. This bit is the Status of ADC Preprocessing Channel. 0 Channel is unlocked (not busy). 1 Channel is locked (busy).

Table 31-24. IPU_TASKS_STAT Field Descriptions (Continued)

Field	Description
27–26 ADCSYS2_TSTAT	ADC system channel 2 task status. These bits indicate ADC system channel 2 task status. Values: 00 IDLE 01 ACTIVE 10 W4RDY 11 RSV
25–24 ADCSYS1_TSTAT	ADC system channel 1 task status. These bits indicate ADC system channel 1 task status. Values: 00 IDLE 01 ACTIVE 10 W4RDY 11 RSV
23–22 PF_TSTAT	Post-flittering task status. These bits indicate post-flittering task status Values: 00 IDLE 01 ACTIVE 10 W4RDY 11 RSV
21–20 PP_ROT_TSTAT	Rotation for post-processing task status. These bits indicate rotation for post-processing task status. Values: 00 IDLE 01 ACTIVE 10 W4RDY 11 RSV
19–18 VF_ROT_TSTAT	Rotation for View-Finder task status. These bits indicate Rotation for View-Finder task status. Values: 00 IDLE 01 ACTIVE 10 W4RDY 11 RSV
17–16 ENC_ROT_TSTAT	Rotation for encoding task status. These bits indicate rotation for encoding task status. Values: 00 IDLE 01 ACTIVE 10 W4RDY 11 RSV
15	Reserved
14 PF_H264_Y_PAUSE	Status bit indicates pause in the PF operation in H.264 mode.
13 SDC_PIX_SKIP	Status bit indicates skipping pixels on synchronous display after overrun error in the SDC.

Table 31-24. IPU_TASKS_STAT Field Descriptions (Continued)

Field	Description
12–11 PP_TSTAT	Post-processing task status. These bits indicate Post-processing task status. Values: 00 IDLE 01 ACTIVE 10 W4RDY 11 RSV
10–9 VF_TSTAT	Pre-processing for view-finder task status. These bits indicate this task status. Values: 00 IDLE 01 ACTIVE 10 PAUSE 11 RSV
8–7 ENC_TSTAT	Encoding directly from CSI task status. These bits indicate the direct transferring from CSI to encoding task status. Values: 00 IDLE 01 ACTIVE 10 PAUSE 11 RSV
6–4 MEM2PRP_TSTAT	Memory to PRP task status. These bits indicate the indirect transferring for Pre-processing from memory tasks status. Values: 000 IDLE 001 BOTH_ACTIVE 010 ENC_ACTIVE 011 VF_ACTIVE 100 BOTH_PAUSE 101 RSV 110 RSV 111 RSV
3–2 CSI2MEM_TSTAT	CSI directly to memory task status. These bits indicate the transferring from CSI direct to memory task status. Values: 00 IDLE 01 ACTIVE 10 PAUSE 11 RSV
1–0 CSI_SKIP_TSTAT	Next VF and ENC frames skipping status in the CSI. Values: 00 Next ENC frame and next VF frame would be skipped. 01 Next ENC frame would be skipped, and next VF frame would be valid. 10 Next VF frame would be skipped, and next ENC frame would be valid. 11 Next ENC frame and next VF frame would be valid.

31.3.3.1.9 IPU Internal Memory Access Address and Data Registers (IPU_IMA_ADDR and IPU_IMA_DATA)

The IPU_IMA_ADDR register contains an address of 32-word to be written to or read from one of internal IPU memories.

0x53FC_0020 (IPU_IMA_ADDR) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	MEM_NU			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ROW_NU												WORD_NU			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-16. IPU Internal Memory Access Address Register (IPU_IMA_ADDR)

Table 31-25. IPU_IMA_ADDR Field Descriptions

Field	Description
31–20	Reserved
19–16 MEM_NU	Memory number. This field selects the accessed memory.
15–3 ROW_NU	Row number. This field selects a row in the accessed memory. The row number begins from 0.
2–0 WORD_NU	Word number. This field selects a 32-bit word inside a row in the accessed memory. The word number begins from 0.

Table 31-26 shows the MEM_NU, ROW_NU, and WORD_NU values.

Table 31-26. MEM_NU, ROW_NU, and WORD_NU Values

MEM_NU	Memory Name	Submodule	Maximum ROW_NU	Row Width/ Maximum WORD_NU
0000	Task Parameter Memory	IC	2417	48 (1)
0001	Channel Parameter Memory	IDMAC	63	132 (4)
0010	Look-Up Table Memory	IDMAC	255	32 (0)
0011	Template Memory	ADC	383	30 (0)
0100	Asynchronous Display Buffer Memory	ADC	223	64 (1)
0101	Downsizing Output Memory	IC	2399	48 (1)
0110	Down Sizing Temporary Memory	IC	2399	36 (1)
0111	Input Buffer Memory	IC	95	64 (1)
1000	Main Processing Memory	IC	159	64 (1)
1001	Rotation Memory	IC	47	64 (1)

Table 31-26. MEM_NU, ROW_NU, and WORD_NU Values (Continued)

MEM_NU	Memory Name	Submodule	Maximum ROW_NU	Row Width/ Maximum WORD_NU
1010	Post Filter Memory	PF	271	64 (1)
1011	Synchronous Display Buffer Memory	SDC	127	64 (1)

When the core performs sequential write to or read from the IPU_IMA_DATA register, the WORD_NU and ROW_NU values increment automatically according to the selected memory size. Firstly WORD_NU sequentially increments. When it arrives end of memory row, it is cleared and ROW_NU increments by 1. After that WORD_NU increments again. So the memory is accessed via the IPU_IMA_DATA register like a FIFO. For write after read operation, the WORD_NU and ROW_NU values are not changed.

The IPU_IMA_DATA register contains a 32-bit data word written to or read from the selected memory according to the address defined in the IPU_IMA_ADDR register.

0x53FC_0024 (IPU_IMA_DATA) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	IMA_DATA[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	IMA_DATA[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-17. IPU Internal Memory Access Data Register (IPU_IMA_DATA)

Table 31-27. IPU_IMA_DATA Field Description

Field	Description
31–16 IMA_DATA[31:16]	Contains a 16-bit data word written to or read from the selected memory according to the address defined in the IPU_IMA_ADDR register.
15–0 IMA_DATA[15:0]	

The IPU_IMA_ADDRESS and IPU_IMA_DATA registers are used for access to IPU internal memories during normal operation and in debug mode.

The IPU has several unmapped internal memories. Four of them should be configured by the core during setup before the IPU can properly operate. The four memories are:

- TPM—Task Parameter Memory which resides at IC sub module. Must be configured before enabling processing tasks. This memory can be accessed while tasks are enabled.

- CPM—Channel Parameter Memory which resides at IDMAC sub module. Must be configured before enabling processing tasks. This memory can be accessed while tasks are enabled.
- LUTM—Look-Up Table Memory which resides at IDMAC sub module. Can be configured before enabling tasks. Must not be accessed while operation.
- TM—ADC Template Memory which reside at ADC sub module. Can be configured before enabling tasks. Must not be accessed while operation.

These memories will be mapped internally and core will have to write the targeted address to IPU_IMA_ADDR and then perform write access to IPU_IMA_DATA. The internal memory access unit which resides in the SBIST submodule of the control module, translates the address that was written by core to IPU_IMA_ADDR and the write access to IPU_IMA_DATA into an internal memory access. At the end of the access, IPU_IMA_ADDR increments for reducing IP accessed while configuring these memories sequentially.

The TPM, CPM, LUTM and TM memories can be accessed during IPU normal operation with the following restrictions:

- IC task parameters must not be changed in the TPM when the corresponding task is active.
- IDMAC channel parameters must not be changed in the CPM when the corresponding DMA channel is enabled excluding the base addresses (EBA0 and EBA1). One of these parameters can be changed during channel operation if it relates to the non-active double buffer.
- Look-up-table must not be changed in the LUTM when there is any enabled DMA channel which can use this table.
- Both read and write access to the TM is forbidden when there is any enabled ADC channel which can use templates.

All other memories can be accessed only in debug (freeze) mode. The tables in the following sections describe the four internal memory structures.

IC Task Parameter Memory

Table 31-28 presents IC task parameter memory details.

Table 31-28. IC Parameters

Address	Word	Parameter	Field	Description
x321 [FR_WIDTH[1]+1]	Encoding CSC1 matrix1 word1	C22	8:0	Coefficients of color conversion matrix1 for encoding task: Z0 = $2^{SLCALE-1}$*(X0*C00 + X1*C01 +X2*C02+A0); Z1 = $2^{SLCALE-1}$*(X0*C10 + X1*C11 +X2*C12+A1); Z2 = $2^{SLCALE-1}$*(X0*C20 + X1*C21 +X2*C22+A2); Coefficients format is s.xxxxxxxx[2];
		C11	17:9	
		C00	26:18	
		A0	39:27	Offset of color conversion matrix1 for encoding task: Offset format is sxxxxxxxxxx.xx
		SCALE	41:40	Scale of coefficients for color conversion matrix1 for encoding task:
		SAT_MODE	42:42	Saturation mode for color conversion matrix1 for encoding task: 0 --> (min, max) = (0, 255) 1 --> (min, max) = (16, 240) for Z1,Z2 1 --> (min, max) = (16, 235) for Z0
x322 [FR_WIDTH+2]	Encoding CSC1 matrix1 word2	C20	8:0	Coefficients of color conversion matrix1 for encoding task: Z0 = $2^{SLCALE-1}$*(X0*C00 + X1*C01 +X2*C02+A0); Z1 = $2^{SLCALE-1}$*(X0*C10 + X1*C11 +X2*C12+A1); Z2 = $2^{SLCALE-1}$*(X0*C20 + X1*C21 +X2*C22+A2); Coefficients format is s.xxxxxxxx;
		C10	17:9	
		C01	26:18	
		A1	39:27	Offset of color conversion matrix1 for encoding task: Offset format is sxxxxxxxxxx.xx
x323 [FR_WIDTH+3]	Encoding CSC1 matrix1 word3	C21	8:0	Coefficients of color conversion matrix1 for encoding task: Z0 = $2^{SLCALE-1}$*(X0*C00 + X1*C01 +X2*C02+A0); Z1 = $2^{SLCALE-1}$*(X0*C10 + X1*C11 +X2*C12+A1); Z2 = $2^{SLCALE-1}$*(X0*C20 + X1*C21 +X2*C22+A2); Coefficients format is s.xxxxxxxx;
		C12	17:9	
		C02	26:18	
		A2	39:27	Offset of color conversion matrix1 for encoding task: Offset format is sxxxxxxxxxx.xx

Table 31-28. IC Parameters (Continued)

Address	Word	Parameter	Field	Description
x645 [2*FR_WIDTH+5]	Viewfinder CSC1 matrix1 word1	C22	8:0	Coefficients of color conversion matrix1 for viewfinder task: Z0 = $2^{SLCALE-1}$*(X0*C00 + X1*C01 +X2*C02+A0); Z1 = $2^{SLCALE-1}$*(X0*C10 + X1*C11 +X2*C12+A1); Z2 = $2^{SLCALE-1}$*(X0*C20 + X1*C21 +X2*C22+A2); Coefficients format is s.xxxxxxxx;
		C11	17:9	
		C00	26:18	
		A0	39:27	Offset of color conversion matrix1 for viewfinder task: Offset format is sxxxxxxxxxx.xx
		SCALE	41:40	Scale of coefficients for color conversion matrix1 for viewfinder task
		SAT_MODE	42:42	Saturation mode for color conversion matrix1 for viewfinder task: 0 --> (min, max) = (0, 255) 1 --> (min, max) = (16, 240) for Z1,Z2 1 --> (min, max) = (16, 235) for Z0
x646 [2*FR_WIDTH+6]	Viewfinder CSC1 matrix1 word2	C20	8:0	Coefficients of color conversion matrix1 for viewfinder task: Z0 = $2^{SLCALE-1}$*(X0*C00 + X1*C01 +X2*C02+A0); Z1 = $2^{SLCALE-1}$*(X0*C10 + X1*C11 +X2*C12+A1); Z2 = $2^{SLCALE-1}$*(X0*C20 + X1*C21 +X2*C22+A2); Coefficients format is s.xxxxxxxx;
		C10	17:9	
		C01	26:18	
		A1	39:27	Offset of color conversion matrix1 for viewfinder task: Offset format is sxxxxxxxxxx.xx
x647 [2*FR_WIDTH+7]	Viewfinder CSC1 matrix1 word3	C21	8:0	Coefficients of color conversion matrix1 for viewfinder task: Z0 = $2^{SLCALE-1}$*(X0*C00 + X1*C01 +X2*C02+A0); Z1 = $2^{SLCALE-1}$*(X0*C10 + X1*C11 +X2*C12+A1); Z2 = $2^{SLCALE-1}$*(X0*C20 + X1*C21 +X2*C22+A2); Coefficients format is s.xxxxxxxx;
		C12	17:9	
		C02	26:18	
		A2	39:27	Offset of color conversion matrix1 for viewfinder task: Offset format is sxxxxxxxxxx.xx
x648 [2*FR_WIDTH+8]	Viewfinder CSC2 matrix2 word1	C22	8:0	Coefficients of color conversion matrix2 for viewfinder task: Z0 = $2^{SLCALE-1}$*(X0*C00 + X1*C01 +X2*C02+A0); Z1 = $2^{SLCALE-1}$*(X0*C10 + X1*C11 +X2*C12+A1); Z2 = $2^{SLCALE-1}$*(X0*C20 + X1*C21 +X2*C22+A2); Coefficients format is s.xxxxxxxx;
		C11	17:9	
		C00	26:18	
		A0	39:27	Offset of color conversion matrix2 for viewfinder task: Offset format is sxxxxxxxxxx.xx
		SCALE	41:40	Scale of coefficients for color conversion matrix2 for viewfinder task.
		SAT_MODE	42:42	Saturation mode for color conversion matrix2 for viewfinder task: 0 --> (min, max) = (0, 255) 1 --> (min, max) = (16, 240) for Z1,Z2 1 --> (min, max) = (16, 235) for Z0

Table 31-28. IC Parameters (Continued)

Address	Word	Parameter	Field	Description
x649 [2*FR_WIDTH+9]	Viewfinder CSC2 matrix2 word2	C20	8:0	Coefficients of color conversion matrix2 for viewfinder task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C10	17:9	
		C01	26:18	
		A1	39:27	Offset of color conversion matrix2 for viewfinder task: Offset format is sxxxxxxxxxx.xx
x64A [2*FR_WIDTH+xA]	Viewfinder CSC2 matrix2 word3	C21	8:0	Coefficients of color conversion matrix2 for viewfinder task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C12	17:9	
		C02	26:18	
		A2	39:27	Offset of color conversion matrix2 for viewfinder task: Offset format is sxxxxxxxxxx.xx
x96C [3*FR_WIDTH+xC]	Postprocessing CSC1 matrix1 word1	C22	8:0	Coefficients of color conversion matrix1 for postprocessing task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C11	17:9	
		C00	26:18	
		A0	39:27	Offset of color conversion matrix1 for viewfinder task: Offset format is sxxxxxxxxxx.xx
		SCALE	41:40	Scale of coefficients for color conversion matrix1 for postprocessing task.
		SAT_MODE	42:42	Saturation mode for color conversion matrix1 for postprocessing task: 0 --> (min, max) = (0, 255) 1 --> (min, max) = (16, 240) for Z1,Z2 1 --> (min, max) = (16, 235) for Z0
x96D [3*FR_WIDTH+xD]	Postprocessing CSC1 matrix1 word2	C20	8:0	Coefficients of color conversion matrix1 for postprocessing task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C10	17:9	
		C01	26:18	
		A1	39:27	Offset of color conversion matrix1 for post-processing task: Offset format is sxxxxxxxxxx.xx

Table 31-28. IC Parameters (Continued)

Address	Word	Parameter	Field	Description
x96E [3*FR_WIDTH+xE]	Postprocessing CSC1 matrix1 word3	C21	8:0	Coefficients of color conversion matrix1 for postprocessing task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C12	17:9	
		C02	26:18	
		A2	39:27	Offset of color conversion matrix1 for postprocessing task: Offset format is sxxxxxxxxxx.xx
x96F [3*FR_WIDTH+xF]	Postprocessing CSC2 matrix2 word1	C22	8:0	Coefficients of color conversion matrix2 for postprocessing task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C11	17:9	
		C00	26:18	
		A0	39:27	Offset of color conversion matrix2 for viewfinder task: Offset format is sxxxxxxxxxx.xx
		SCALE	41:40	Scale of coefficients for color conversion matrix2 for viewfinder task.
		SAT_MODE	42:42	Saturation mode for color conversion matrix2 for postprocessing task: 0 --> (min, max) = (0, 255) 1 --> (min, max) = (16, 240) for Z1,Z2 1 --> (min, max) = (16, 235) for Z0
x970 [3*FR_WIDTH+x10]	Postprocessing CSC2 matrix2 word2	C20	8:0	Coefficients of color conversion matrix2 for postprocessing task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C10	17:9	
		C01	26:18	
		A1	39:27	Offset of color conversion matrix2 for postprocessing task: Offset format is sxxxxxxxxxx.xx
x971 [3*FR_WIDTH+x11]	Postprocessing CSC2 matrix2 word3	C21	8:0	Coefficients of color conversion matrix2 for postprocessing task: $Z0 = 2^{SLCALE-1}*(X0*C00 + X1*C01 + X2*C02+A0);$ $Z1 = 2^{SLCALE-1}*(X0*C10 + X1*C11 + X2*C12+A1);$ $Z2 = 2^{SLCALE-1}*(X0*C20 + X1*C21 + X2*C22+A2);$ Coefficients format is s.xxxxxxxx;
		C12	17:9	
		C02	26:18	
		A2	39:27	Offset of color conversion matrix2 for postprocessing task: Offset format is sxxxxxxxxxx.xx

[1] FR_WIDTH is the maximum frame width supported = 800 (0x320)

[2] s - sign position, x - binary digit position

IDMAC Channel Parameter Memory

The following tables show, the IDMAC channel programing bits. There are a total of 32 IDMAC channels that can be configured into 2 modes: non-interleaved and interleaved. See Table 31-29 and Table 31-30 for non-interleaved configuration, variable and constant, respectively. See Table 31-31 and Table 31-32 for interleaved configuration, variable and constant, respectively. Each channel has 2 132 configuration bit words that are located in the channel parameter memory, thus for example channel N's parameter data will be divided into two 132-bit words at address 2*N and 2*N + 1. Configuration data in 2*N addressees are divided into two parts: variable and constant data. Variable data should be initialized to zero except for the NSB bit which should initialized to one. Constant data should be configured according to the users needs. The ratio between variable bits and constant bits in 2*N address words are different for non-interleaved and interleaved configuration. In 2*N + 1 address words, all data is constant.

Table 31-29. Variable Channel Parameters for RGB/YUV Non-Interleaved Configuration

Address	Word	Parameter	Field	Description
2*N	Word0	XV	W0[9:0]	Variable coordinates for determining next block address. {X1,Y1} and {X2,Y2} coordinates will be determined according to {XV,YV} upon restart of channel. These coordinates are used for RGB and Y:U:V (Y pointer) formats.
		YV	W0[19:10]	
		XB	W0[31:20]	Variable coordinates for determining address within the block. These coordinates are used for Y:U:V (Y pointer) and RGB formats. Need 20 bits for 1D transfer support.
		YB	W0[43:32]	
		-	W0[45:44]	Reserved.
		NSB	W0[46]	This bit determines if the next value for {xb,yb} should be taken from {xb,yb} saved in channel parameter memory or from new {x1,y1}/{x2,y2}.
		LNPB	W0[52:47]	Holds the value of the last burst size incase size of row is not aligned to burst size. These bits are updated by Addressing Arithmetic Unit one channel access before the end of row access and therefore saved at the end of that channel event.

Table 31-30. Constant Channel Parameters for RGB/YUV Non-Interleaved Configuration

Address	Word	Parameter	Field	Description
2*N	Word0	UBO	W0[78:53]	Double buffer destination address offset for Y:U:V (U pointer) formats.
		VBO	W0[104:79]	Double buffer destination address offset for Y:U:V (V pointer) format.
		-	W0[107:105]	Reserved.

Table 31-30. Constant Channel Parameters for RGB/YUV Non-Interleaved Configuration (Continued)

Address	Word	Parameter	Field	Description
2*N	Word0	FW	W0[119:108]	Frame width minus 1 (in pixels). 000000000000 = 0001 pixels 000000000001 = 0002 pixels ..... 111111111111 = 4096 pixels
		FH	W0[131:120]	Frame height minus 1 (in rows). 000000000000 = 0001 pixels 000000000001 = 0002 pixels ..... 111111111111 = 4096 pixels
2*N + 1	Word1	EBA0	W1[31:0]	Double buffer page 0 destination address for RGB and Y:U:V formats. Must be aligned to 32-bit boundaries.
		EBA1	W1[63:32]	Double buffer page 1 destination address for RGB and Y:U:V formats. Must be aligned to 32-bit boundaries.
2*N + 1	Word1	BPP	W1[66:64]	Determines the size of each pixel in bits. 011 = 8 bits per color component (Only valid value) All other BPP values will cause unknown results.
2*N + 1	Word1	SL	W1[80:67]	Stride line value minus 1 for Y component buffer in bytes (number of maximum bytes in a row according to memory limitations). For U and V component buffers, the stride line value is (SL+1)/2. 00000000000000 = 00001 bytes 00000000000001 = 00002 bytes ..... 11111111111111 = 16384 bytes
		PFS	W1[83:81]	Selects between the following formats: Y:U:V 4.4.4, Y:U:V 4.2.2, Y:U:V 4.2.0 non-interleaved and no packing/unpacking for all 3 formats. Decoded pixels: 001 = Y:U:V Non-interleaved 4:4:4 010 = Y:U:V Non-interleaved 4:2:2 011 = Y:U:V Non-interleaved 4:2:0 All other PFS values will cause unknown results.

Table 31-30. Constant Channel Parameters for RGB/YUV Non-Interleaved Configuration (Continued)

Address	Word	Parameter	Field	Description
2*N+1	Word1	BAM	W1[86:84]	Determines mode of block arrangement on frame, for supporting all block rotation and flip constellations. BAM[0] = 0 -> No vertical flip BAM[0] = 1 -> Vertical flip BAM[1] = 0 -> No horizontal flip BAM[1] = 1 -> Horizontal flip BAM[2] = 0 -> No 90 degree rotation BAM[2] = 1 -> 90 degree rotation The BAM bits controls rotation/flipping both for the IDMAC and the IC. For the channels 10,11 and 13 all the BAM bits are valid. In this case, the IDMAC performs rotation/flipping of position of 8*8 blocks, and the IC rotation unit performs rotation/flipping of pixels inside the 8*8 blocks. The BAM[1] is also valid for the channels 0, 1, 2. The IC can perform horizontal flip for these channels. The BAM[0] is valid for all the channels (excluding the channels 24-31). This bit controls vertical flip done by the IDMAC.
		-	W1[88:87]	Reserved
2*N + 1	Word1	NPB	W1[94:89]	Burst size minus 1 (in pixels). The following are valid numbers of pixels in a memory burst access according to the BPP parameter: 000000 = 01 pixels in each burst 000001 = 02 pixels in each burst ..... 111111 = 64 pixels in each burst Range: 8bpp => 4, 8, 12, 16 pixels All other values of NPB are not valid. For channels 0 to 9 and 12, NPB must be set to 8 pixels or 16 pixels. For channels 10, 11 and 13, NPB must be set to 8 pixels. All other values for NPB for channels 0 to 13 are not valid. For channels from 18 to 23, NPB must be set to 8 or 16 pixels.
		-	W1[95]	Reserved.
		SAT	W1[97:96]	Determines what are access type (32 bit, 16 bit and 8 bit) used by the core to write/read data to/from the system memory. 00 => 08 bit 01 => 16 bit 10 => 32 bit 11 => Reserved
2*N + 1	Word1	-	W0[131:98]	Reserved.

Table 31-31. Variable Channel for Parameters for RGB/YUV Interleaved Configuration

Address	Word	Parameter	Field	Description
2*N	Word0	XV	W0[9:0]	Variable coordinates for determining next block address. {X1,Y1} and {X2,Y2} coordinates will be determined according to {XV,YV} upon restart of channel. These coordinates are used for RGB and Y:U:V (Y pointer) formats.
		YV	W0[19:10]	
		XB	W0[31:20]	Variable coordinates for determining address within the block. These coordinates are used for RGB and Y:U:V (Y pointer) formats. Need 20 bits for 1D transfer support.
		YB	W0[43:32]	
		SCE	W0[44]	Enables SX and SY to be incremented after EOF. **Note:** Users should not write to this bit.
2*N	Word0	-	W0[45]	Reserved.
		NSB	W0[46]	This bit determines if the next value for {xb,yb} should be taken from {xb,yb} saved in channel parameter memory or from new {x1,y1}/{x2,y2}.
		LNPB	W0[52:47]	Holds the value of the last burst size incase size of row is not aligned to burst size. These bits are updated by Addressing Arithmetic Unit one channel access before the end of row access and therefore saved at the end of that channel event.
		SX	W0[62:53]	Holds the temporary count for the Scroll X in between frame
		SY	W0[72:63]	Holds the temporary count for the Scroll Y in between frame
		NS	W0[82:73]	This variable holds the total number of scrolls

Table 31-32. Constant Channel Addressing Parameters for RGB/YUV Interleaved Configuration

Address	Word	Parameter	Field	Description
2*N	Word0	SM	W0[92:83]	Maximal number of scrolling steps minus 1 (in frames). 0000000000 = 0001 0000000001 = 0002 ..... 1111111111 = 1024

Table 31-32. Constant Channel Addressing Parameters for RGB/YUV Interleaved Configuration (Continued)

Address	Word	Parameter	Field	Description
2*N	Word0	SDX	W0[97:93]	Coded horizontal scrolling increment (in pixels). 00000 = 00 pixels 00001 = 01 pixel 00010 = 02 pixels ..... 11110 = 30 pixels 11111 = 32 pixels
		SDY	W0[102:98]	Coded vertical scrolling increment (in rows). 00000 = 00 rows 00001 = 01 row 00010 = 02 rows ..... 11110 = 30 rows 11111 = 32 rows
2*N	Word0	SDRX	W0[103]	Horizontal scrolling direction. 0 => Next frame will be right of current 1 => Next frame will be left of current
		SDRY	W0[104]	Vertical scrolling direction. 0 => Next frame will be down of current 1 => Next frame will be up of current
2*N	Word0	SCRQ	W0[105]	Request to start scrolling. Scrolling will start from next frame. 0 => No scrolling request 1 => Scrolling request
		-	W0[107:106]	Reserved.
2*N	Word0	FW	W0[119:108]	Frame width minus 1 (in pixels). 000000000000 = 0001 pixels 000000000001 = 0002 pixels ..... 111111111111 = 4096 pixels
		FH	W0[131:120]	Frame height minus 1 (in rows). 000000000000 = 0001 pixels 000000000001 = 0002 pixels ..... 111111111111 = 4096 pixels
2*N + 1	Word1	EBA0	W1[31:0]	Double buffer page 0 destination address for RGB and Y:U:V formats. Must be aligned to 32-bit boundaries.
		EBA1	W1[63:32]	Double buffer page 1 destination address for RGB and Y:U:V formats. Must be aligned to 32-bit boundaries.

Table 31-32. Constant Channel Addressing Parameters for RGB/YUV Interleaved Configuration (Continued)

Address	Word	Parameter	Field	Description
2*N + 1	Word1	BPP	W1[66:64]	Determines the size of each pixel in bits. BPP. Values: 000 32 Bits per pixel 001 24 Bits per pixel 010 16 Bits per pixel 011 08 Bits per pixel 100 04 Bits per pixel 101 01 Bits per pixel 110 Reserved 111 Reserved
2*N + 1	Word1	SL	W1[80:67]	Stride line in bytes minus 1 (number of maximum bytes in a row according to memory limitations). Must be a multiple of pixel size. Values: 00000000000000 = 00001 bytes 00000000000001 = 00002 bytes ..... 11111111111111 = 16384 bytes
		PFS	W1[83:81]	Selects between the following formats: R:G:B/Y:U:V interleaved with and without packing/unpacking. Decoded pixels. Values: 000 = Code 100 = R:G:B Packing/Unpacking 110 = Y:U:V Interleaved 4:2:2 111 = Generic Data All other PFS values will cause unknown results.
2*N+1	Word1	BAM	W1[86:84]	Determines mode of block arrangement on frame, for supporting all block rotation and flip constellations. The BAM bits controls rotation/flipping both for the IDMAC and the IC. For the channels 10,11 and 13 all the BAM bits are valid. In this case, the IDMAC performs rotation/flipping of position of 8*8 blocks, and the IC rotation unit performs rotation/flipping of pixels inside the 8*8 blocks. The BAM[1] is also valid for the channels 0, 1, 2. The IC can perform horizontal flip for these channels. The BAM[0] is valid for all the channels (excluding the channels 24-31). This bit controls vertical flip done by the IDMAC. BAM[0] = 0 -> No vertical flip BAM[0] = 1 -> Vertical flip BAM[1] = 0 -> No horizontal flip BAM[1] = 1 -> Horizontal flip BAM[2] = 0 -> No 90 degree rotation BAM[2] = 1 -> 90 degree rotation
		-	W1[88:87]	Reserved

Table 31-32. Constant Channel Addressing Parameters for RGB/YUV Interleaved Configuration (Continued)

Address	Word	Parameter	Field	Description
2*N + 1	Word1	NPB	W1[94:89]	Burst size minus 1 (in pixels). The following are valid numbers of pixels in a memory burst access according to the bpp parameter: 000000 = 01 pixels in each burst 000001 = 02 pixels in each burst ..... 111111 = 64 pixels in each burst Range: 32bpp => 1 -> 08 pixels 24bpp => 1 -> 10 pixels 16bpp => 1 -> 16 pixels 08bpp => 1 -> 32 pixels 04bpp => 1 -> 32 pixels 01bpp => 1 -> 64 pixels (only 64 or 32 bpp is allowed) For channels from 0 to 9 and 12, NPB must be set to 8 pixels or 16 pixels. For channels from 10, 11 and 13, NPB must be set to 8 pixels. All other values for NPB for channels 0 to 13 will cause unknown results. For channels from 18 to 23, NPB must be set to 8 or 16 pixels.
		-	W1[95]	Reserved.
		SAT	W1[97:96]	Determines what are access type (32 bit, 16 bit and 8 bit) used by the core to write/read data to/from the system memory. 00 => 08 bit 01 => 16 bit 10 => 32 bit 11 => Reserved
2*N + 1	Word1	SCC	W1[98]	Scrolling wrap-around enable. 0 => Scrolling will stop after NS reaches SM+1 1 => Scrolling will start from the beginning after NS reaches SM+1

Table 31-33. Constant Channel Formatting Parameters for YUV/RGB Interleaved Configuration

Address	Word	Parameter	Field	Description
2*N + 1	Word1	OFS0	W1[103:99]	Packing/unpacking parameter. Offset between MSB position of the color component 0 (red color) and MSB position of packed pixel. The color component 0 occupies the most significant bits of the unpacked pixel (see Figure 31-156). 00000 = No offset 00001 = u => 1 bit shift left, p => 1 bit shift right ..... 11111 = u => 31 bits left, p => 31 bits right where * u = unpacking, p = packing, sleft = shift left, sright = shift right For write specified channels, the allowed values of the OFS0 are from 00000 to 10111

Table 31-33. Constant Channel Formatting Parameters for YUV/RGB Interleaved Configuration (Continued)

Address	Word	Parameter	Field	Description
2*N + 1	Word1	OFS1	W1[108:104]	Packing/unpacking parameter. Offset between MSB position of the color component 1 (green color) and MSB position of packed pixel. The color component 1 occupies the middle left bits of the unpacked pixel (see Figure 31-156). 00000 = No offset 00001 = u => 1 bit sleft, p => 1 bit sright ..... 11111 = u => 31 bit sleft, p => 31 bit sright * u = unpacking, p = packing, sleft = shift left, sright = shift right For write specified channels, the allowed values of the OFS1 are from 00000 to 10111
		OFS2	W1[113:109]	Packing/unpacking parameter. Offset between MSB position of the color component 2 (blue color) and MSB position of packed pixel. The color component 2 occupies the middle right bits of the unpacked pixel (see Figure 31-156). 00000 = No offset 00001 = u => 1 bit sleft, p => 1 bit sright ..... 11111 = u => 31 bit sleft, p => 31 bit sright * u = unpacking, p = packing, sleft = shift left, sright = shift right For write specified channels, the allowed values of the OFS2 are from 00000 to 10111
		OFS3	W1[118:114]	Packing/unpacking parameter. Offset between MSB position of the color component 3 (local alpha value) and MSB position of packed pixel. The color component 3 occupies the least significant bits of the unpacked pixel (see Figure 31-156). 00000 = No offset 00001 = u => 1 bit sleft, p => 1 bit sright ..... 11111 = u => 31 bit sleft, p => 31 bit sright * u = unpacking, p = packing, sleft = shift left, sright = shift right For write specified channels, the OFS3 is ignored (the real offset is always 11000)
		WID0	W1[121:119]	Packing/unpacking parameter. Color component 0 (red color) width minus 1. The color component 0 occupies the most significant bits of the unpacked pixel (see Figure 31-156). 000 = 1 bits 001 = 2 bits ..... 111 = 8 bits

Table 31-33. Constant Channel Formatting Parameters for YUV/RGB Interleaved Configuration (Continued)

Address	Word	Parameter	Field	Description
2*N + 1	Word1	WID1	W1[124:122]	Packing/unpacking parameter. Color component 1 (green color) width minus 1. The color component 1 occupies the middle left bits of the unpacked pixel (see Figure 31-156). 000 = 1 bits 000 = 2 bits ..... 111 = 8 bits
		WID2	W1[127:125]	Packing/unpacking parameter. Color component 2 (blue color) width minus 1. The color component 1 occupies the middle right bits of the unpacked pixel (see Figure 31-156). 000 = 1 bits 001 = 2 bits ..... 111 = 8 bits
		WID3	W1[130:128]	Packing/unpacking parameter. Color component 3 (alpha value) width minus 1. The color component 3 occupies the least significant bits of the unpacked pixel (see Figure 31-156). 000 = 1 bits 001 = 2 bits ..... 111 = 8 bits For write specified channels, the WID3 is ignored (the real width is always 8 bits)
		DEC_SEL	W1[131]	Upon 4bpp, selects between two look-up tables 0 = addresses 0 to 15 1 = addresses 128 to 143
Interleaved configuration bit count: 257 bits				

IDMAC Look-Up Table Memory

Table 31-34. Look-Up Table Memory Structure

Address	Word	Parameter	Field	Description
0	Word0	Decoded Pixel 0 for both 8 and 4 bit coded configuration	W[31:0]	When working in coded pixel format, the data read from the memory is the decoded value of pixel according to address given. In addition, in case of 4 bit code configuration, when DEC_SEL = 0, the 4 bit decoded values are read from address 0->15 and when dec_sel=1 the 4 bit decode values are read from 128->143.
...	...	...		
15	Word15	Decoded Pixel 15 for both 8 and 4 bit coded configuration		
16	Word16	Decoded Pixel 16 for 8 bit coded configuration only		
...	...	...		
127	Word127	Decoded Pixel 127 for 8 bit coded configuration only		
128	Word 128	Decoded Pixel 0 for 4 bit and 128 for 8 bit configuration		
...	...	...		
143	Word143	Decoded Pixel 15 for 4 bit and 143 for 8 bit configuration		
...	...	...		
255	Word255	Decoded Pixel 255 for 8 bit coded configuration only		

ADC Template Memory

Table 31-35. ADC Template Memory Structure

Address	Word	Parameter	Field	Description	
0x00	Display 0 Write Template Command [29:0]	D	[23:0]	Command/data. Usually, the stream means display's command. It is relevant with WR_CMND or RD_ACK opcodes only.	
		OC	[26:24]	Opcode for stream control:	
				000	RD_DATA—Read data from the display
				001	RD_ACK—Wait for display acknowledge
				010	RD_WAIT—Wait for given number of display clock cycles
				011	WR_XADDR—Send X address or 16 lsb or full address to the display
				100	WR_YADDR—Send Y address or msb of full address to the display
				101	WR_ADDR—Send whole address to the display
				110	WR_CMND—Send command field to the display
				111	WR_DATA—Send data from the Buffer Memory to the display
		FC	[28:27]	Flow control flags:	
				00	Step-by-step
				01	Stop—Template last command, no post command. It has to be located on last command
				10	Jump—Flag for non stopping new template execute. It is used for pipeline loading of new template command after post commands of current template. It has to be located in next to last command, including post command part.
				11	Reserved
		RS	29	Register select value for display's registers	
. . . .					
. . . .					
. . . .					
. . . .					

Table 31-35. ADC Template Memory Structure (Continued)

Address	Word	Parameter	Field	Description	
0x20	Display 0 Read Template Command [29:0]	D	[23:0]	Command/data. Usually, the stream means display's command. It is relevant with WR_CMND or RD_ACK opcodes only.	
		OC	[26:24]	Opcode for stream control:	
				000	RD_DATA—Read data from the display
				001	RD_ACK—Wait for display acknowledge
				010	RD_WAIT— Wait for given number of display clock cycles
				011	WR_XADDR—Send X address or 16 lsb or full address to the display
				100	WR_YADDR—Send Y address or msb of full address to the display
				101	WR_ADDR—Send whole address to the display
				110	WR_CMND—Send command field to the display
				111	WR_DATA—Send data from the Buffer Memory to the display
		FC	[28:27]	Flow control flags:	
				00	Step-by-step
				01	Stop—Template last command, no post command. It has to be located on last command
				10	Jump—Flag for non stopping new template execute. It is used for pipeline loading of new template command after post commands of current template. It has to be located in next to last command, including post command part.
				11	Reserved
		RS	29	Register select value for display's registers	
. . . .					
. . . .					
. . . .					
. . . .					

Table 31-35. ADC Template Memory Structure (Continued)

Address	Word	Parameter	Field	Description	
0x40	Display 1 Write Template Command [29:0]	D	[23:0]	Command/data. Usually, the stream means display's command. It is relevant with WR_CMND or RD_ACK opcodes only.	
		OC	[26:24]	Opcode for stream control:	
				000	RD_DATA—Read data from the display
				001	RD_ACK—Wait for display acknowledge
				010	RD_WAIT—Wait for given number of display clock cycles
				011	WR_XADDR—Send X address or 16 LSB or full address to the display
				100	WR_YADDR—Send Y address or MSB of full address to the display
				101	WR_ADDR—Send whole address to the display
				110	WR_CMND—Send command field to the display
				111	WR_DATA—Send data from the Buffer Memory to the display
		FC	[28:27]	Flow control flags:	
				00	Step-by-step
				01	Stop—Template last command, no post command. It has to be located on last command
				10	Jump—Flag for non stopping new template execute. It is used for pipeline loading of new template command after post commands of current template. It has to be located in next to last command, including post command part.
				11	Reserved
		RS	29	Register select value for display's registers	
. . . .					
. . . .					
. . . .					
. . . .					

Table 31-35. ADC Template Memory Structure (Continued)

Address	Word	Parameter	Field	Description	
0x60	Display 1 Read Template Command [29:0]	D	[23:0]	Command/data. Usually, the stream means display's command. It is relevant with WR_CMND or RD_ACK opcodes only.	
		OC	[26:24]	Opcode for stream control:	
				000	RD_DATA—Read data from the display
				001	RD_ACK—Wait for display acknowledge
				010	RD_WAIT—Wait for given number of display clock cycles
				011	WR_XADDR—Send X address or 16 LSB or full address to the display
				100	WR_YADDR—Send Y address or MSB of full address to the display
				101	WR_ADDR—Send whole address to the display
				110	WR_CMND—Send command field to the display
				111	WR_DATA—Send data from the Buffer Memory to the display
		FC	[28:27]	Flow control flags:	
				00	Step-by-step
				01	Stop—Template last command, no post command. It has to be located on last command
				10	Jump—Flag for non stopping new template execute. It is used for pipeline loading of new template command after post commands of current template. It has to be located in next to last command, including post command part.
				11	Reserved
		RS	29	Register select value for display's registers	
. . . .					
. . . .					
. . . .					
. . . .					

Table 31-35. ADC Template Memory Structure (Continued)

Address	Word	Parameter	Field	Description	
0x80	Display 2 Write Template Command [29:0]	D	[23:0]	Command/data. Usually, the stream means display's command. It is relevant with WR_CMND or RD_ACK opcodes only.	
		OC	[26:24]	Opcode for stream control:	
				000	RD_DATA—Read data from the display
				001	RD_ACK—Wait for display acknowledge
				010	RD_WAIT—Wait for given number of display clock cycles
				011	WR_XADDR—Send X address or 16 LSB or full address to the display
				100	WR_YADDR—Send Y address or MSB of full address to the display
				101	WR_ADDR—Send whole address to the display
				110	WR_CMND—Send command field to the display
				111	WR_DATA—Send data from the Buffer Memory to the display
		FC	[28:27]	Flow control flags:	
				00	Step-by-step
				01	Stop—Template last command, no post command. It has to be located on last command
				10	Jump—Flag for non stopping new template execute. It is used for pipeline loading of new template command after post commands of current template. It has to be located in next to last command, including post command part.
				11	Reserved
		RS	29	Register select value for display's registers	
. . . .					
. . . .					
. . . .					
. . . .					

Table 31-35. ADC Template Memory Structure (Continued)

Address	Word	Parameter	Field	Description	
hA0	Display 2 Read Template Command [29:0]	D	[23:0]	Command/data. Usually, the stream means display's command. It is relevant with WR_CMND or RD_ACK opcodes only.	
		OC	[26:24]	Opcode for stream control:	
				000	RD_DATA—Read data from the display
				001	RD_ACK—Wait for display acknowledge
				010	RD_WAIT—Wait for given number of display clock cycles
				011	WR_XADDR—Send X address or 16 LSB or full address to the display
				100	WR_YADDR—Send Y address or MSB of full address to the display
				101	WR_ADDR—Send whole address to the display
				110	WR_CMND—Send command field to the display
				111	WR_DATA—Send data from the Buffer Memory to the display
		FC	[28:27]	Flow control flags:	
				00	Step-by-step
				01	Stop—Template last command, no post command. It has to be located on last command
				10	Jump—Flag for non stopping new template execute. It is used for pipeline loading of new template command after post commands of current template. It has to be located in next to last command, including post command part.
				11	Reserved
		RS	29	Register select value for display's registers	
. . . .					
. . . .					
. . . .					
. . . .					

31.3.3.1.10 IPU Interrupt Control Register 1 (IPU_INT_CTRL_1)

This register contains part of IPU interrupts controls. All the controls of EOF of DMA Channels interrupts can be found in this register.

0x53FC_0028 (IPU_INT_CTRL_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DMAPF_7_EOF_EN	DMAPF_6_EOF_EN	DMAPF_5_EOF_EN	DMAPF_4_EOF_EN	DMAPF_3_EOF_EN	DMAPF_2_EOF_EN	DMAPF_1_EOF_EN	DMAPF_0_EOF_EN	DMAADC_7_EOF_EN	DMAADC_6_EOF_EN	DMAADC_5_EOF_EN	DMAADC_4_EOF_EN	DMAADC_3_EOF_EN	DMAADC_2_EOF_EN	DMASDC_3_EOF_EN	DMASDC_2_EOF_EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DMASDC_1_EOF_EN	DMASDC_0_EOF_EN	DMAIC_13_EOF_EN	DMAIC_12_EOF_EN	DMAIC_11_EOF_EN	DMAIC_10_EOF_EN	DMAIC_9_EOF_EN	DMAIC_8_EOF_EN	DMAIC_7_EOF_EN	DMAIC_6_EOF_EN	DMAIC_5_EOF_EN	DMAIC_4_EOF_EN	DMAIC_3_EOF_EN	DMAIC_2_EOF_EN	DMAIC_1_EOF_EN	DMAIC_0_EOF_EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-18. IPU Interrupt Control Register 1 (IPU_INT_CTRL_1)

Table 31-36. IPU_INT_CTRL_1 Field Descriptions

Field	Description
31–0 *_EOF_EN[1]	Enable End of Frame of Channel interrupt. This bit is the control of End Of Frame of Channel #n. 0 Interrupt is disabled. 1 Interrupt is enabled.

[1] Indicates the corresponding DMA channel number noted in Figure 31-18.

31.3.3.1.11 IPU Interrupt Control Register 2 (IPU_INT_CTRL_2)

This register contains part of IPU interrupts controls. All the controls of NFACK of DMA Channels interrupts can be found in this register.

0x53FC_002C (IPU_INT_CTRL_2) Access: User Read/Write



Figure 31-19. IPU Interrupt Control Register 2 (IPU_INT_CTRL_2)

Table 31-37. IPU_INT_CTRL_2 Field Descriptions

Field	Description
31–0 *_NFACK_EN [1]	Enable new frame and ACK of channel interrupt. This bit is the control of new frame and ACK of channel interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.

[1] Indicates the corresponding DMA channel number noted in Figure 31-19.

31.3.3.1.12 IPU Interrupt Control Register 3 (IPU_INT_CTRL_3)

This register contains part of IPU interrupts controls.

0x53FC_0030
(IPU_INT_CTRL_3)

Access: User Read/Write



Figure 31-20. IPU Interrupt Control Register 3 (IPU_INT_CTRL_3)

Table 31-38. IPU_INT_CTRL_3 Field Descriptions

Field	Description
31–24	Reserved
23 STOP_MODE_ACK_EN	Control of stop mode interrupt. This bit enables the stop mode interrupt. The interrupt is generated when the IPU send IPG_STOP_ACK signal. 0 Interrupt is disabled. 1 Interrupt is enabled.
22 ADC_SYS2_EOF_EN	Control of end-of-frame interrupt for the ADC system 2 channel. This bit enables end-of-frame interrupt for the ADC system 2 channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
21 ADC_SYS1_EOF_EN	Control of end-of-frame interrupt for the ADC system 1 channel. This bit enables end-of-frame interrupt for the ADC system 1 channel. 0 Interrupt is disabled. 1 Interrupt is enabled.

Table 31-38. IPU_INT_CTRL_3 Field Descriptions (Continued)

Field	Description
20 ADC_PP_EOF_EN	Control of end-of-frame interrupt for the ADC postprocessing channel. This bit enables end-of-frame interrupt for the ADC postprocessing channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
19 ADC_PRP_EOF_EN	Control of end-of-frame interrupt for the ADC preprocessing channel. This bit enables end-of-frame interrupt for the ADC preprocessing channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
18 ADC_DISP12_VSYNC_EN	Control of VSYNC interrupt for displays 1 and 2. This bit enables interrupt for displays 1 and 2. 0 Interrupt is disabled. 1 Interrupt is enabled.
17 ADC_DISP0_VSYNC_EN	Control of VSYNC interrupt for display 0. This bit enables interrupt for display 0. 0 Interrupt is disabled. 1 Interrupt is enabled.
16 SDC_DISP3_VSYNC_EN	Control of VSYNC interrupt for display 3. This bit enables interrupt for display 3. 0 Interrupt is disabled. 1 Interrupt is enabled.
15 DMAADC_3_SBUF_END_EN	Control of DMAADC channel 3 scroll buffer end interrupt. This bit is the control of scroll buffer end of input system 2 ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
14 DMAADC_2_SBUF_END_EN	Control of DMAADC channel 2 scroll buffer end interrupt. This bit is the control of scroll buffer end of input system 1 ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
13 DMASDC_2_SBUF_END_EN	Control of DMASDC channel 2 scroll buffer end interrupt. This bit is the control of scroll buffer end of input mask SDC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
12 DMASDC_1_SBUF_END_EN	Control of DMASDC channel 1 scroll buffer end interrupt. This bit is the control of scroll buffer end of input background SDC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
11 DMASDC_0_SBUF_END_EN	Control of DMASDC channel 0 scroll buffer end interrupt. This bit is the control of scroll buffer end of input foreground SDC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
10 DMAIC_6_SBUF_END_EN	Control of DMAIC channel 6 scroll buffer end interrupt. This bit is the control of scroll buffer end of input graphics for PRPVF channel. 0 Interrupt is disabled. 1 Interrupt is enabled.

Table 31-38. IPU_INT_CTRL_3 Field Descriptions (Continued)

Field	Description
9 DMAIC_5_SBUF_END_EN	Control of DMAIC channel 5 scroll buffer end interrupt. This bit is the control of scroll buffer end of input VIDEO for PP task. 0 Interrupt is disabled. 1 Interrupt is enabled.
8 DMAIC_4_SBUF_END_EN	Control of DMAIC channel 4 scroll buffer end interrupt. This bit is the control of scroll buffer end of input graphics for PRPPP task. 0 Interrupt is disabled. 1 Interrupt is enabled.
7 DMAIC_3_SBUF_END_EN	Control of DMAIC channel 3 scroll buffer end interrupt. This bit is the control of scroll buffer end of input graphics for PRPVF task. 0 Interrupt is disabled. 1 Interrupt is enabled.
6 CSI_EOF_EN	Enable CSI_EOF interrupt. This bit is the control of CSI_EOF interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
5 CSI_NF_EN	Enable CSI_NF interrupt. This bit is the control of CSI_NF interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
4 SERIAL_DATA_FINISH_EN	Enable the DI serial data finish interrupt. This bit is the control of DI serial data finish interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
3 SDC_MSK_EOF_EN	Enable SDC Mask EOF interrupt. This bit is the control of SDC Mask EOF interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
2 SDC_FG_EOF_EN	Enable SDC Foreground EOF interrupt. This bit is the control of SDC Foreground EOF interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
1 SDC_BG_EOF_EN	Enable SDC Background EOF interrupt. This bit is the control of SDC Background EOF interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
0 BRK_RQ_STAT_EN	Enable BRK_RQ interrupt. This bit is the control of BRK_RQ interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.

31.3.3.1.13 IPU Interrupt Control Register 4 (IPU_INT_CTRL_4)

This register contains part of IPU interrupts controls. All the controls of NFB4EOF_ERR Channels interrupts can be found in this register.

0x53FC_0034
(IPU_INT_CTRL_4)

Access: User Read/Write



Figure 31-21. IPU Interrupt Control Register 4 (IPU_INT_CTRL_4)

Table 31-39. IPU_INT_CTRL_4 Field Descriptions

Field	Description
31–0 *_NFB4EOF_ERR_EN[1]	The control of NFB4EOF error enable. This bit is the control of new frame and ACK of channel interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.

[1] Indicates the corresponding DMA channel number noted in Figure 31-21.

31.3.3.1.14 IPU Interrupt Control Register 5 (IPU_INT_CTRL_5)

This register contains part of IPU interrupts controls.

0x53FC_0038
(IPU_INT_CTRL_5)

Access: User Read/Write



Figure 31-22. IPU Interrupt Control Register 5 (IPU_INT_CTRL_5)

Table 31-40. IPU_INT_CTRL_5 Field Descriptions

Field	Description
31–17	Reserved
16 SAHB_ADDR_ERR_EN	Enable SAHB_ADDR_ERR interrupt. This bit enables the SAHB_ADDR_ERR interrupt. The interrupt is generated if the slave AHB address most significant bits do not match the base address defined by the AHB_S_BA pins. 0 Interrupt is disabled. 1 Interrupt is enabled.
15 DI_LLA_LOCK_ERR_EN	Enable DI_LLA_LOCK_ERR interrupt. This bit enables the DI_LLA_LOCK_ERR interrupt. The interrupt is generated if the DI has not been released by low level access when the SDC begins data transfer to a synchronous interface. 0 Interrupt is disabled. 1 Interrupt is enabled.

Table 31-40. IPU_INT_CTRL_5 Field Descriptions (Continued)

Field	Description
14 DI_ADC_LOCK_ERR_EN	Enable DI_ADC_LOCK_ERR interrupt. This bit enables the DI_ADC_LOCK_ERR interrupt. The interrupt is generated if the DI has not been released by the ADC when the SDC begins data transfer to a synchronous interface. 0 Interrupt is disabled. 1 Interrupt is enabled.
13 VF_FRM_LOST_ERR_EN	Enable VF_FRM_LOST_ERR interrupt. This bit is the enable VF_FRM_LOST_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
12 ENC_FRM_LOST_ERR_EN	Enable ENC_FRM_LOST_ERR interrupt. This bit is the enable ENC_FRM_LOST_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
11 BAYER_FRM_LOST_ERR_EN	Enable BAYER_FRM_LOST_ERR interrupt. This bit is the enable BAYER_FRM_LOST_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
10 SDC_MSK_ERR_EN	Enable SDC_MSK_ERR interrupt. This bit is the control of SDC_MSK_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
9 SDC_FGD_ERR_EN	Enable SDC_FGD_ERR interrupt. This bit is the control of SDC_FGD_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
8 SDC_BGD_ERR_EN	Enable SDC_BGD_ERR interrupt. This bit is the control of SDC_BGD_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
7 AHB_M2_ERR_EN	Enable AHB_M2_ERR interrupt. This bit enables the AHB_M2_ERR interrupt. The interrupt is generated if master 2 AHB error appears. 0 Interrupt is disabled. 1 Interrupt is enabled.
6 AHB_M1_ERR_EN	Enable AHB_M1_ERR interrupt. This bit enables the AHB_M1_ERR interrupt. The interrupt is generated if master 1 AHB error appears. 0 Interrupt is disabled. 1 Interrupt is enabled.
5 ADC_SYS2_TEARING_ERR_EN	Enable ADC_SYS2_TEARING_ERR interrupt. This bit enables the ADC_SYS2_TEARING_ERR interrupt. The interrupt is generated if tearing takes place for the system 2 ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
4 ADC_SYS1_TEARING_ERR_EN	Enable ADC_SYS1_TEARING_ERR interrupt. This bit enables the ADC_SYS1_TEARING_ERR interrupt. The interrupt is generated if tearing takes place for the system 1 ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.

Table 31-40. IPU_INT_CTRL_5 Field Descriptions (Continued)

Field	Description
3 ADC_PP_TEARING_ERR_EN	Enable ADC_PP_TEARING_ERR interrupt. This bit enables the ADC_PP_TEARING_ERR interrupt. The interrupt is generated if tearing takes place for the postprocessing ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
2 VF_BUF_OVF_ERR_EN	Enable VF_BUF_OVF_ERR interrupt. This bit is the control of VF_BUF_OVF_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
1 ENC_BUF_OVF_ERR_EN	Enable ENC_BUF_OVF_ERR interrupt. This bit is the control of ENC_BUF_OVF_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.
0 BAYER_BUF_OVF_ERR_EN	Enable BAYER_BUF_OVF_ERR interrupt. This bit is the control of BAYER_BUF_OVF_ERR interrupt. 0 Interrupt is disabled. 1 Interrupt is enabled.

31.3.3.1.15 IPU Interrupt Status Register 1 (IPU_INT_STAT_1)

This register contains part of IPU interrupt status. All end of frame of DMA channels can be found in this register.

0x53FC_003C
(IPU_INT_STAT_1)

Access: User Read/Write



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DMAPF_7_EOF	DMAPF_6_EOF	DMAPF_5_EOF	DMAPF_4_EOF	DMAPF_3_EOF	DMAPF_2_EOF	DMAPF_1_EOF	DMAPF_0_EOF	DMAADC_7_EOF	DMAADC_6_EOF	DMAADC_5_EOF	DMAADC_4_EOF	DMAADC_3_EOF	DMAADC_2_EOF	DMASDC_3_EOF	DMASDC_2_EOF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMASDC_1_EOF	DMASDC_0_EOF	DMAIC_13_EOF	DMAIC_12_EOF	DMAIC_11_EOF	DMAIC_10_EOF	DMAIC_9_EOF	DMAIC_8_EOF	DMAIC_7_EOF	DMAIC_6_EOF	DMAIC_5_EOF	DMAIC_4_EOF	DMAIC_3_EOF	DMAIC_2_EOF	DMAIC_1_EOF	DMAIC_0_EOF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-23. IPU Interrupt Status Register 1 (IPU_INT_STAT_1)

Table 31-41. IPU_INT_STAT_1 Field Descriptions

Field	Description
31–0 *_EOF -[1]	End of frame of <block> and channel <num>. This bit is the status of end of frame of <block> and channel <num>. 0 Interrupt is cleared. 1 Interrupt is requested.

[1] Indicates the corresponding DMA channel number noted in Figure 31-23.

31.3.3.1.16 IPU Interrupt Status Register 2 (IPU_INT_STAT_2)

This register contains part of IPU interrupt status. All NFACK of DMA Channels can be found in this register.

0x53FC_0040 (IPU_INT_STAT_2) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DMAPF_7_NFACK	DMAPF_6_NFACK	DMAPF_5_NFACK	DMAPF_4_NFACK	DMAPF_3_NFACK	DMAPF_2_NFACK	DMAPF_1_NFACK	DMAPF_0_NFACK	DMAADC_7_NFACK	DMAADC_6_NFACK	DMAADC_5_NFACK	DMAADC_4_NFACK	DMAADC_3_NFACK	DMAADC_2_NFACK	DMASDC_3_NFACK	DMASDC_2_NFACK
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMASDC_1_NFACK	DMASDC_0_NFACK	DMAIC_13_NFACK	DMAIC_12_NFACK	DMAIC_11_NFACK	DMAIC_10_NFACK	DMAIC_9_NFACK	DMAIC_8_NFACK	DMAIC_7_NFACK	DMAIC_6_NFACK	DMAIC_5_NFACK	DMAIC_4_NFACK	DMAIC_3_NFACK	DMAIC_2_NFACK	DMAIC_1_NFACK	DMAIC_0_NFACK
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-24. IPU Interrupt Status Register 2 (IPU_INT_STAT_2)

Table 31-42. IPU_INT_STAT_2 Field Descriptions

Field	Description
31–0 *_NFACK[1]	NFACK of <block> and Channel <num>. This bit is the status of NFACK of <block> and Channel <num>. 0 Interrupt is cleared. 1 Interrupt is requested.

1 Indicates the corresponding DMA channel number noted in Figure 31-24.

31.3.3.1.17 IPU Interrupt Status Register 3 (IPU_INT_STAT_3)

This register contains part of the IPU interrupt status.

0x53FC_0044 (IPU_INT_STAT_3) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	STOP_MODE_ACK	ADC_SYS2_EOF	ADC_SYS1_EOF	ADC_PP_EOF	ADC_PRP_EOF	ADC_DISP12_VSYNC	ADC_DISP0_VSYNC	SDC_DISP3_VSYNC
W									w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMAADC_3_SBUF_END	DMAADC_2_SBUF_END	DMASDC_2_SBUF_END	DMASDC_1_SBUF_END	DMASDC_0_SBUF_END	DMAIC_6_SBUF_END	DMAIC_5_SBUF_END	DMAIC_4_SBUF_END	DMAIC_3_SBUF_END	CSI_EOF	CSI_NF	SERIAL_DATA_FINISH	SDC_MSK_EOF	SDC_FG_EOF	SDC_BG_EOF	BRK_RQ_STAT
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-25. IPU Interrupt Status Register 3 (IPU_INT_STAT_3)

Table 31-43. IPU_INT_STAT_3 Field Descriptions

Field	Description
31–24	Reserved
23 STOP_MODE_ACK	Control of stop mode interrupt. This bit is the status of the stop mode interrupt. The interrupt is generated when the IPU send IPG_STOP_ACK signal. 0 Interrupt is cleared. 1 Interrupt is requested.
22 ADC_SYS2_EOF	Status of end-of-frame interrupt for the ADC system 2 channel. This bit is the status of end-of-frame interrupt for the ADC system 2 channel. The interrupt is generated after the ADC has completed data transfer. 0 Interrupt is cleared. 1 Interrupt is requested.
21 ADC_SYS1_EOF	Status of end-of-frame interrupt for the ADC system 1 channel. This bit is the status of end-of-frame interrupt for the ADC system 1 channel. The interrupt is generated after the ADC has completed data transfer. 0 Interrupt is cleared. 1 Interrupt is requested.

Table 31-43. IPU_INT_STAT_3 Field Descriptions (Continued)

Field	Description
20 ADC_PP_EOF	Status of end-of-frame interrupt for the ADC postprocessing channel. This bit is the status of end-of-frame interrupt for the ADC postprocessing channel. The interrupt is generated after the ADC has completed data transfer. 0 Interrupt is cleared. 1 Interrupt is requested.
19 ADC_PRP_EOF	Status of end-of-frame interrupt for the ADC preprocessing channel. This bit is the status of end-of-frame interrupt for the ADC preprocessing channel. The interrupt is generated after the ADC has completed data transfer. 0 Interrupt is cleared. 1 Interrupt is requested.
18 ADC_DISP12_VSYNC	Status of VSYNC interrupt for displays 1 and 2. This bit is the status of interrupt for displays 1 and 2. 0 Interrupt is cleared. 1 Interrupt is requested.
17 ADC_DISP0_VSYNC	Status of VSYNC interrupt for display 0. This bit is the status of interrupt for display 0. 0 Interrupt is cleared. 1 Interrupt is requested.
16 SDC_DISP3_VSYNC	Status of VSYNC interrupt for display 3. This bit is the status of interrupt for display 3. 0 Interrupt is cleared. 1 Interrupt is requested.
15 DMAADC_3_SBUF_END	Status of DMASDC channel 3 scroll buffer end interrupt. This bit is the status of scroll buffer end of input system 2 ADC channel. 0 Interrupt is cleared. 1 Interrupt is requested.
14 DMAADC_2_SBUF_END	Status of DMAADC channel 2 scroll buffer end interrupt. This bit is the status of scroll buffer end of input system 1 ADC channel. 0 Interrupt is cleared. 1 Interrupt is requested.
13 DMASDC_2_SBUF_END	Status of DMASDC channel 2 scroll buffer end interrupt. This bit is the status of scroll buffer end of input mask SDC channel. 0 Interrupt is cleared. 1 Interrupt is requested.
12 DMASDC_1_SBUF_END	Status of DMASDC channel 1 scroll buffer end interrupt. This bit is the status of scroll buffer end of input background SDC channel. 0 Interrupt is cleared. 1 Interrupt is requested.
11 DMASDC_0_SBUF_END	Status of DMASDC channel 0 scroll buffer end interrupt. This bit is the status of scroll buffer end of input foreground SDC channel. 0 Interrupt is cleared. 1 Interrupt is requested.
10 DMAIC_6_SBUF_END	Status of DMAIC channel 6 scroll buffer end interrupt. This bit is the status of scroll buffer end of input graphics for PRPVF channel. 0 Interrupt is cleared. 1 Interrupt is requested.

Table 31-43. IPU_INT_STAT_3 Field Descriptions (Continued)

Field	Description
9 DMAIC_5_SBUF_END	Status of DMAIC channel 5 scroll buffer end interrupt. This bit is the status of scroll buffer end of input VIDEO for PP task. 0 Interrupt is cleared. 1 Interrupt is requested.
8 DMAIC_4_SBUF_END	Status of DMAIC channel 4 scroll buffer end interrupt. This bit is the status of scroll buffer end of input graphics for PRPPP task. 0 Interrupt is cleared. 1 Interrupt is requested.
7 DMAIC_3_SBUF_END	Status of DMAIC channel 3 scroll buffer end interrupt. This bit is the status of scroll buffer end of input graphics for PRPVF task. 0 Interrupt is cleared. 1 Interrupt is requested.
6 CSI_EOF	Status of CSI_EOF interrupt. This bit is the status of CSI_EOF interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
5 CSI_NF	Status of CSI_NF interrupt. This bit is the status of CSI_NF interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
4 SERIAL_DATA_FINISH	Status the DI serial data finish interrupt. This bit is the status of DI serial data finish interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
3 SDC_MSK_EOF	Status of SDC mask EOF interrupt. This bit is the status of SDC Mask EOF interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
2 SDC_FG_EOF	Status of SDC foreground EOF interrupt. This bit is the status of SDC foreground EOF interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
1 SDC_BG_EOF	Status of SDC background EOF interrupt. This bit is the status of SDC background EOF interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
0 BRK_RQ_STAT	Status of BRK_RQ interrupt. This bit is the status of BRK_RQ interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.

31.3.3.1.18 IPU Interrupt Status Register 4 (IPU_INT_STAT_4)

This register contains part of IPU interrupt status. All _NFB4EOF_ERR of DMA Channels can be found in this register.

0x53FC_0048 (IPU_INT_STAT_4) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DMAPF_7_NFB4EOF_ERR	DMAPF_6_NFB4EOF_ERR	DMAPF_5_NFB4EOF_ERR	DMAPF_4_NFB4EOF_ERR	DMAPF_3_NFB4EOF_ERR	DMAPF_2_NFB4EOF_ERR	DMAPF_1_NFB4EOF_ERR	DMAPF_0_NFB4EOF_ERR	DMAADC_7_NFB4EOF_ERR	DMAADC_6_NFB4EOF_ERR	DMAADC_5_NFB4EOF_ERR	DMAADC_4_NFB4EOF_ERR	DMAADC_3_NFB4EOF_ERR	DMAADC_2_NFB4EOF_ERR	DMASDC_3_NFB4EOF_ERR	DMASDC_2_NFB4EOF_ERR
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DMASDC_1_NFB4EOF_ERR	DMASDC_0_NFB4EOF_ERR	DMAIC_13_NFB4EOF_ERR	DMAIC_12_NFB4EOF_ERR	DMAIC_11_NFB4EOF_ERR	DMAIC_10_NFB4EOF_ERR	DMAIC_9_NFB4EOF_ERR	DMAIC_8_NFB4EOF_ERR	DMAIC_7_NFB4EOF_ERR	DMAIC_6_NFB4EOF_ERR	DMAIC_5_NFB4EOF_ERR	DMAIC_4_NFB4EOF_ERR	DMAIC_3_NFB4EOF_ERR	DMAIC_2_NFB4EOF_ERR	DMAIC_1_NFB4EOF_ERR	DMAIC_0_NFB4EOF_ERR
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-26. IPU Interrupt Status Register 4 (IPU_INT_STAT_4)

Table 31-44. IPU_INT_STAT_4 Field Descriptions

Field	Description
31–0 *_NFB4EOF_ERR[1]	_NFB4EOF_ERR of <block> and channel <num>. This bit is the status of _NFB4EOF_ERR of <block> and channel <num>. 0 Interrupt is cleared. 1 Interrupt is requested.

[1] Indicates the corresponding DMA channel number noted in Figure 31-26.

31.3.3.1.19 IPU Interrupt Status Register 5 (IPU_INT_STAT_5)

This register contains part of IPU interrupts status.

0x53FC_004C (IPU_INT_STAT_5) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SAHB_ADDR_ERR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DI_LLA_LOCK_ERR	DI_ADC_LOCK_ERR	VF_FRM_LOST_ERR	ENC_FRM_LOST_ERR	BAYER_FRM_LOST_ERR	SDC_MSKD_ERR	SDC_FGD_ERR	SDC_BGD_ERR	AHB_M2_ERR	AHB_M1_ERR	ADC_SYS2_TEARING_ERR	ADC_SYS1_TEARING_ERR	ADC_PP_TEARING_ERR	VF_BUF_OVF_ERR	ENC_BUF_OVF_ERR	BAYER_BUF_OVF_ERR
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-27. IPU Interrupt Status Register 5 (IPU_INT_STAT_5)

Table 31-45. IPU_INT_STAT_5 Field Descriptions

Field	Description
30–17	Reserved
16 SAHB_ADDR_ERR	Status of the SAHB_ADDR_ERR interrupt. This bit indicates a status of the SAHB_ADDR_ERR interrupt. The interrupt is generated if the slave AHB address most significant bits do not match the base address defined by the AHB_S_BA pins. 0 Interrupt is cleared. 1 Interrupt is requested.
15 DI_LLA_LOCK_ERR	Status of the DI_LLA_LOCK_ERR interrupt. This bit indicates a status of the DI_LLA_LOCK_ERR interrupt. The interrupt is generated if the DI has not been released by low level access when the SDC begins data transfer to a synchronous interface. 0 Interrupt is cleared. 1 Interrupt is requested.
14 DI_ADC_LOCK_ERR	Status of DI_ADC_LOCK_ERR interrupt. This bit indicates a status of the DI_ADC_LOCK_ERR interrupt. The interrupt is generated if the DI has not been released by the ADC when the SDC begins data transfer to a synchronous interface. 0 Interrupt is cleared. 1 Interrupt is requested.

Table 31-45. IPU_INT_STAT_5 Field Descriptions (Continued)

Field	Description
13 VF_FRM_LOST_ERR	Status of VF_FRM_LOST_ERR interrupt. This bit is the Status of VF_FRM_LOST_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
12 ENC_FRM_LOST_ERR	Status of ENC_FRM_LOST_ERR interrupt. This bit is the Status of ENC_FRM_LOST_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
11 BAYER_FRM_LOST_ERR	Status of BAYER_FRM_LOST_ERR interrupt. This bit is the Status of BAYER_FRM_LOST_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
10 SDC_MSKD_ERR	Status of SDC_MSK_ERR interrupt. This bit is the Status of SDC_MSK_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
9 SDC_FGD_ERR	Status of SDC_FGD_ERR interrupt. This bit is the status of SDC_FGD_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
8 SDC_BGD_ERR	Status of SDC_BGD_ERR interrupt. This bit is the status of SDC_BGD_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
7 AHB_M2_ERR	Status of AHB_M2_ERR interrupt. This bit the status of the AHB_M2_ERR interrupt. The interrupt is generated if master 2 AHB error appears. 1 Interrupt is enabled. 0 Interrupt is disabled.
6 AHB_M1_ERR	Status of AHB_M1_ERR interrupt. This bit the status of the AHB_M1_ERR interrupt. The interrupt is generated if master 1 AHB error appears. 0 Interrupt is disabled. 1 Interrupt is enabled.
5 ADC_SYS2_TEARING_ERR	Status of ADC_SYS2_TEARING_ERR interrupt. This bit the status of the ADC_SYS2_TEARING_ERR interrupt. The interrupt is generated if tearing takes place for the system 2 ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
4 ADC_SYS1_TEARING_ERR	Status of ADC_SYS1_TEARING_ERR interrupt. This bit the status of the ADC_SYS1_TEARING_ERR interrupt. The interrupt is generated if tearing takes place for the system 1 ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.
3 ADC_PP_TEARING_ERR	Status of ADC_PP_TEARING_ERR interrupt. This bit the status of the ADC_PP_TEARING_ERR interrupt. The interrupt is generated if tearing takes place for the postprocessing ADC channel. 0 Interrupt is disabled. 1 Interrupt is enabled.

Table 31-45. IPU_INT_STAT_5 Field Descriptions (Continued)

Field	Description
2 VF_BUF_OVF_ERR	Status of VF_BUF_OVF_ERR interrupt. This bit is the status of VF_BUF_OVF_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
1 ENC_BUF_OVF_ERR	Status of ENC_BUF_OVF_ERR interrupt. This bit is the status of ENC_BUF_OVF_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.
0 BAYER_BUF_OVF_ERR	Status of BAYER_BUF_OVF_ERR interrupt. This bit is the status of BAYER_BUF_OVF_ERR interrupt. 0 Interrupt is cleared. 1 Interrupt is requested.

31.3.3.1.20 IPU Break Control Register 1 (IPU_BRK_CTRL_1)

This register is the first control register of the debug unit in the control module. Figure 31-28 shows the register format, and Table 31-46 describes the register fields.

0x53FC_0050 (IPU_BRK_CTRL_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	BRK_EVNT_NUM								BRK_GRP_SEL				BRK_SIG_SEL			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	SDC_DBG_MASK_DIS	BRK_SIG_COND_EN	BRK_COL_COND_EN	BRK_ROW_COND_EN	BRK_CHA_COND_EN	BRK_RQ_MODE		DBG_ENTER_MODE		0	DBG_EXIT	FRC_DGB	BRK_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-28. IPU Break Control Register 1 (IPU_BRK_CTRL_1)

Table 31-46. IPU_BRK_CTRL_1 Field Descriptions

Field	Description
31–24 BRK_EVNT_NUM	Break event number minus 1. This field is programmed by user to break on a specific break event number.
23–21 BRK_GRP_SEL	Break group select. This field selects a group of break sources. Each group reflects signals that set status bits in the status registers. List and location of signals inside a group matches the corresponding status register. Break Sources Groups/Status Registers: Group 0/IPU_INT_STAT_1 Group 1/IPU_INT_STAT_2 Group 2/IPU_INT_STAT_3 Group 3/IPU_INT_STAT_3 Group 4/IPU_INT_STAT_3
20–16 BRK_SIG_SEL	Break signal select. This field selects which of 32 break sources in the selected group will cause a break. Values: 0 DMA stop 1 Freeze 2 Interrupt 3 RSV
15–13	Reserved
12 SDC_DBG_MASK_DIS	SDC debug mode channel mask disable. This bit disables the masking of SDC channels when a debug request arrives. 0 SDC channels are masked when debug request arrives. 1 SDC channels are not masked when debug request arrives.
11 BRK_SIG_COND_EN	Break on signal posedge enable. This bit when set enables break on signal posedge. 0 Signal posedge break is disabled. 1 Signal posedge break is enabled.
10 BRK_COL_COND_EN	Break on column number enable. This bit when set enables break on channel number. 0 Column break is disabled. 1 Column break is enabled.
9 BRK_ROW_COND_EN	Break on row number enable. This bit when set enables break on channel number. 0 Row break is disabled. 1 Row break is enabled.
8 BRK_CHA_COND_EN	Break on channel number enable. This bit when set enables break on channel number. 0 Channel break is disabled. 1 Channel break is enabled.
7–6 BRK_RQ_MODE	Break request mode. This field selects the mode of the break request. 0 DMA stop 1 Freeze 2 Interrupt 3 RSV

Table 31-46. IPU_BRK_CTRL_1 Field Descriptions (Continued)

Field	Description
5–4 DBG_ENTER_MODE	Debug entry mode. These bits defines the dependency between core and IPU debug mode entry. DBG_ENTER_MODE[1]—defines the dependency of core on IPU. DBG_ENTER_MODE[0]—defines the dependency of IPU on core. Values: 00 IPU internal break force core to enter debug. Core entering debug force IPU to enter debug. 01 IPU internal break force core to enter debug. Core entering debug DOES NOT force IPU to enter debug. 10 IPU internal break DOES NOT force core to enter debug. Core entering debug force IPU to enter debug. 11 IPU internal break DOES NOT force core to enter debug. Core entering debug DOES NOT force IPU to enter debug.
3	Reserved
2 DBG_EXIT	Exit debug mode 0 Stay in debug mode. 1 Exit debug mode.
1 FRC_DBG	Force entering debug mode. This bit forces debug mode entry by the IPU. 0 Disable unconditional debug mode entry. 1 Enable unconditional debug mode entry.
0 BRK_EN	Break enable. This bit enables the internal break. 0 Internal break is disabled. 1 Internal break is enabled.

31.3.3.1.21 IPU Break Control Register 2 (IPU_BRK_CTRL_2)

This register is the second control register of the debug unit in the control module. Figure 31-29 shows the register format, and Table 31-47 describes the register fields.

0x53FC_0054 (IPU_BRK_CTRL_2) Access: User Read/Write



Figure 31-29. IPU Break Control Register 2 (IPU_BRK_CTRL_2)

Table 31-47. IPU_BRK_CTRL_2 Field Descriptions

Field	Description
31 CSI_CHA_EN	Enable CSI break condition. This bit enables break when CSI output frame column and row numbers matches the selected values. 0 enable CSI break condition. 1 enable CSI break condition (DMA break conditions are ignored)
30–26 BRK_CHA_NUM	DMA channel number for break condition. This field is programmed by user to break on a specific channel number. The number starts from 0.
25	Reserved
24–16 BRK_COL_NUM[11:3]	Frame column number for break condition. This field is programmed by user to break on a specific column number. The number starts from 0.
15–13 BRK_COL_NUM[2:0]	
12–0 BRK_ROW_NUM	Frame row number for break condition. This field is programmed by user to break on a specific row number. The number starts from 0.

31.3.3.1.22 IPU Break Status Register (IPU_BRK_STAT)

This register displays break status. Figure 31-30 shows the register format, and Table 31-48 describes the register fields.

0x53FC_0058 (IPU_BRK_STAT) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	BRK_SRC	MCU_DBGRQ	IPU_BREAK_ACK
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-30. IPU Break Status Register (IPU_BRK_STAT)

Table 31-48. IPU_BRK_STAT Field Descriptions

Field	Description
31–3	Reserved
2 BRK_SRC	IPU break acknowledge. This bit indicates that IPU is in break. 0 IPU is out of break mode. 1 IPU is in break mode.
1 MCU_DBGRQ	Core debug request. IPU requests the core to enter into debug mode through this bit. 0 debug request from IPU to core is negated. 1 debug request from IPU to core is asserted.
0 IPU_BREAK_ACK	Break source. This bit indicates whether break is caused by internal or external source. 0 external source 1 internal source

31.3.3.1.23 IPU Diagnostic Bus Control Register (IPU_DIAGB_CTRL)

This register controls the signal group to be displayed on the diagnostic bus. Figure 31-31 shows the register format, and Table 31-49 describes the register fields. Table 31-50 shows MON_GRP_SEL settings and the corresponding signal groups to be displayed.

0x53FC_005C (IPU_DIAGB_CTRL) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R												MON_GRP_SEL				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-31. IPU Diagnostic Bus Control Register (IPU_DIAGB_CTRL)

Table 31-49. IPU_DIAGB_CTRL Field Descriptions

Field	Description
31–5	Reserved
4–0 MON_GRP_SEL	Select the signal group to be output via the Diagnostic Bus. Table 31-50 shows the field settings and corresponding signal groups.

Table 31-50. Diagnostic Bus Groups

MON_GRP_SEL	Group Description	Pin Number	Description
00000	ADC monitoring signals	0	ADC busy
		1	SYS1 channel FIFO full
		2	SYS1 channel FIFO empty
		3	SYS2 channel FIFO full
		4	SYS2 channel FIFO empty
		5	CMND1 channel FIFO full
		6	CMND1 channel FIFO empty
		7	CMND2 channel FIFO full
		8	CMND2 channel FIFO empty
		9	PRP channel FIFO full
		10	PRP channel FIFO empty
		11	PP channel FIFO full
		12	PP channel FIFO empty
		13	Core write channel FIFO full
		14	Core write channel FIFO empty
		15	Read strobe of template word
		16	Template memory address bit 0
		17	Template memory address bit 1
		18	Template memory address bit 2
		19	Template memory address bit 3
		20	Template memory address bit 4
		21	Template memory address bit 5
		22	Template memory address bit 6
		23	Template memory address bit 7
		24	New frame start for PP channel
		25	New frame start for SYS1 channel
		26	New frame start for SYS2 channel
		27	Memory access wait signal for core
		28	Memory access wait signal for internal source/destination
		31:29	Current channel: 000 - PRP, 001 - PP, 010- SYS1, 011 - SYS2, 100 - CMND1, 101 - CMND2, 110 - core write, 111 - core read

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
00001	CSI monitoring group	0	Frame vertical synchronization
		5:1	Internal state machine states
		6	CSI end of line
		7	CSI end of frame
		8	CSI new frame
		9	CSI new frame for ADC
		10	Field number in interlace mode
		11	Current frame is skipped by encoder task
		12	Current frame is skipped by viewfinder task
		13	Frame horizontal synchronization
		31:14	Reserved

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
00010	DI monitoring group	0	Load parallel data from display
		1	Load serial data from display
		2	LLA lock bit for parallel interface
		3	LLA lock bit for serial interface
		6:4	Parallel interface state 0- idle, 1- SDC write, 2- LLA write, 3- LLA read, 4- ADC write, 5- ADC read, 6- wait for finish ADC serial
		9:7	Serial interface state 0- idle, 1—ADC write, 2—ADC read, 3—LLA write, 4—LLA read
		10	DI idle state
		11	LLA serial finish
		12	Indicator that SDC will send data one row after
		13	ADC lock for parallel interface
		14	Pixel clock enable for display 0
		15	Pixel clock enable for display 1 and 2
		16	Pixel clock enable for display 3
		17	Display clock enable for display 0
		18	Display clock enable for display 1
		19	Display clock enable for display 2
		20	Display clock enable for display 3
		21	Window mask for display 3
		22	LLA request
		23	LLA write/read select
		25:24	LLA display number
		26	LLA data/command mapping
		27	ADC request
		28	ADC write/read select
		30:29	ADC display number
		31	ADC data/command mapping

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
00011	IC monitoring group	0	Task 2 graphics buffer empty
		1	Task 3 graphics buffer empty
		2	Task 1 resizing input buffer not empty
		3	Task 2 resizing input buffer not empty
		4	Task 3 resizing input buffer not empty
		5	Task 1 resizing output buffer full
		6	Task 2 resizing output buffer full
		7	Task 3 resizing output buffer full
		8	Task 1 downsizing output buffer full
		9	Task 2 downsizing output buffer full
		10	Task 3 downsizing output buffer full
		11	Task 1 downsizing out buffer not empty
		12	Task 2 downsizing output buffer not empty
		13	Task 3 downsizing output buffer not empty
		14	Current resizing output buffer full
		15	Current resizing input buffer full
		16	Resizing task number [0
		17	Resizing task number [1
		18	Downsizing task number [0]
		19	Downsizing task number [1]
		20	Rotation task number [0]
		21	Rotation task number [1]
		22	Task 1 end of line
		23	Task 2 end of line
		24	Task 3 end of line
		25	Task 1 downsizing new frame
		26	Task 2 downsizing new frame
		27	Task 3 downsizing new frame
		28	Task 1 resizing new frame
		29	Task 2 resizing new frame
		30	Task 3 resizing new frame
		31	Reserved

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
00100	PF monitoring group	6:0	PF state machine state
		9:7	X position status
		11:10	Y position status
		13:12	Current color component
		14	First column indicator
		15	First row indicator
		16	Input buffer ready
		17	Parameters buffer ready
		18	BS buffer ready
		19	New input buffer request
		20	New parameters buffer request
		21	New BS buffer request
		22	Parameters FIFO not full
		23	Bs FIFO not full
		24	Y input FIFO not full
		25	U input FIFO not full
		26	V input FIFO not full
		27	Y output FIFO not empty
		28	U output FIFO not empty
		29	V output FIFO not empty
		31:30	Reserved

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
00101	SDC monitoring group	0	Cursor blinking control
		1	Cursor enable window including blinking
		2	FG enable window
		3	BG enable window
		4	BG FIFO empty
		5	FG FIFO empty
		6	Mask FIFO empty
		7	BG FIFO full
		8	FG FIFO full
		9	Mask FIFO full
		10	Screen last row
		11	Screen row last pixel
		12	Clear vertical and horizontal counters (from ADC)
		13	VSYNC
		14	HSYNC
		15	Indicator that SDC will send data one row after
		16	SPL, SHARP signal
		17	PS, SHARP signal
		18	REV, SHARP signal
		19	CLS, SHARP signal
		20	Even field indicator in TV mode
		21	Pixel clock enable
		22	BG end of frame
		23	FG end of frame
		24	Mask end of frame
		25	BG end of line
		26	FG end of line
		27	Mask end of line
		28	BG data delayed
		29	FG data delayed
		30	Mask data delayed
		31	Mask enable window

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
00110	IDMAC channels end-of-transfer monitoring group	0	DMAIC_0 channel end of transfer
		1	DMAIC_1 channel end of transfer
		2	DMAIC_2 channel end of transfer
		3	DMAIC_3 channel end of transfer
		4	DMAIC_4 channel end of transfer
		5	DMAIC_5 channel end of transfer
		6	DMAIC_6 channel end of transfer
		7	DMAIC_7 channel end of transfer
		8	DMAIC_8 channel end of transfer
		9	DMAIC_9 channel end of transfer
		10	DMAIC_10 channel end of transfer
		11	DMAIC_11 channel end of transfer
		12	DMAIC_12 channel end of transfer
		13	DMAIC_13 channel end of transfer
		14	DMASDC_0 channel end of transfer
		15	DMASDC_1 channel end of transfer
		16	DMASDC_2 channel end of transfer
		17	DMASDC_3 channel end of transfer
		18	DMAADC_2 channel end of transfer
		19	DMAADC_3 channel end of transfer
		20	DMAADC_4 channel end of transfer
		21	DMAADC_5 channel end of transfer
		11	DMAADC_6 channel end of transfer
		23	DMAADC_7 channel end of transfer
		24	DMAPF_0 channel end of transfer
		25	DMAPF_1 channel end of transfer
		26	DMAPF_2 channel end of transfer
		27	DMAPF_3 channel end of transfer
		28	DMAPF_4 channel end of transfer
		29	DMAPF_5 channel end of transfer
		30	DMAPF_6 channel end of transfer
		31	DMAPF_7 channel end of transfer

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
00111	IDMAC channels end-of-line monitoring group	0	DMAIC_0 channel end of line
		1	DMAIC_1 channel end of line
		2	DMAIC_2 channel end of line
		3	DMAIC_3 channel end of line
		4	DMAIC_4 channel end of line
		5	DMAIC_5 channel end of line
		6	DMAIC_6 channel end of line
		7	DMAIC_7 channel end of line
		8	DMAIC_8 channel end of line
		9	DMAIC_9 channel end of line
		10	DMAIC_10 channel end of line
		11	DMAIC_11 channel end of line
		12	DMAIC_12 channel end of line
		13	DMAIC_13 channel end of line
		14	DMASDC_0 channel end of line
		15	DMASDC_1 channel end of line
		16	DMASDC_2 channel end of line
		17	DMASDC_3 channel end of line
		18	DMAADC_2 channel end of line
		19	DMAADC_3 channel end of line
		20	DMAADC_4 channel end of line
		21	DMAADC_5 channel end of line
		11	DMAADC_6 channel end of line
		23	DMAADC_7 channel end of line
		24	DMAPF_0 channel end of line
		25	DMAPF_1 channel end of line
		26	DMAPF_2 channel end of line
		27	DMAPF_3 channel end of line
		28	DMAPF_4 channel end of line
		29	DMAPF_5 channel end of line
		30	DMAPF_6 channel end of line
		31	DMAPF_7 channel end of line

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
01000	IDMAC channels last burst in frame monitoring group	0	DMAIC_0 Last burst in frame
		1	DMAIC_1 Last burst in frame
		2	DMAIC_2 Last burst in frame
		3	DMAIC_3 Last burst in frame
		4	DMAIC_4 Last burst in frame
		5	DMAIC_5 Last burst in frame
		6	DMAIC_6 Last burst in frame
		7	DMAIC_7 Last burst in frame
		8	DMAIC_8 Last burst in frame
		9	DMAIC_9 Last burst in frame
		10	DMAIC_10 Last burst in frame
		11	DMAIC_11 Last burst in frame
		12	DMAIC_12 Last burst in frame
		13	DMAIC_13 Last burst in frame
		14	DMASDC_0 Last burst in frame
		15	DMASDC_1 Last burst in frame
		16	DMASDC_2 Last burst in frame
		17	DMASDC_3 Last burst in frame
		18	DMAADC_2 Last burst in frame
		19	DMAADC_3 Last burst in frame
		20	DMAIC_10 Last burst in frame
		21	DMAADC_5 Last burst in frame
		11	DMAADC_6 Last burst in frame
		23	DMAADC_7 Last burst in frame
		24	DMAPF_0 Last burst in frame
		25	DMAPF_1 Last burst in frame
		26	DMAPF_2 Last burst in frame
		27	DMAPF_3 Last burst in frame
		28	DMAPF_4 Last burst in frame
		29	DMAPF_5 Last burst in frame
		30	DMAPF_6 Last burst in frame
		31	DMAPF_7 Last burst in frame

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
01001	IDMAC channels new frame acknowledge monitoring group	0	DMAIC_0 new frame acknowledge
		1	DMAIC_1 new frame acknowledge
		2	DMAIC_2 new frame acknowledge
		3	DMAIC_3 new frame acknowledge
		4	DMAIC_4 new frame acknowledge
		5	DMAIC_5 new frame acknowledge
		6	DMAIC_6 new frame acknowledge
		7	DMAIC_7 new frame acknowledge
		8	DMAIC_8 new frame acknowledge
		9	DMAIC_9 new frame acknowledge
		10	DMAIC_0 new frame acknowledge
		11	DMAIC_11 new frame acknowledge
		12	DMAIC_12 new frame acknowledge
		13	DMAIC_13 new frame acknowledge
		14	DMASDC_0 new frame acknowledge
		15	DMASDC_1 new frame acknowledge
		16	DMASDC_2 new frame acknowledge
		17	DMASDC_3 new frame acknowledge
		18	DMAADC_2 new frame acknowledge
		19	DMAADC_3 new frame acknowledge
		20	DMAADC_4 new frame acknowledge
		21	DMAADC_5 new frame acknowledge
		11	DMAADC_6 new frame acknowledge
		23	DMAADC_7 new frame acknowledge
		24	DMAPF_0 new frame acknowledge
		25	DMAPF_1 new frame acknowledge
		26	DMAPF_2 new frame acknowledge
		27	DMAPF_3 new frame acknowledge
		28	DMAPF_4 new frame acknowledge
		29	DMAPF_5 new frame acknowledge
		30	DMAPF_6 new frame acknowledge
		31	DMAPF_7 new frame acknowledge

Table 31-50. Diagnostic Bus Groups (Continued)

MON_GRP_SEL	Group Description	Pin Number	Description
01010	IDMAC monitoring group	4:0	Current channel
		9:5	Highest priority channel
		10	Next address calculation finish
		11	Inner channel 0 AHB status bit
		12	Inner channel 0 IBI status bit
		13	Inner channel 1 AHB status bit
		14	Inner channel 1 IBI status bit
		15	Transfer complete indicator for AHB 0
		16	Transfer complete indicator for AHB 1
		17	Transfer complete indicator for IBI
		18	Master AHB 0 is in IDLE
		19	Master AHB 1 is in IDLE
		20	IBI state machine is in IDLE
		21	Memory/parameter main pointer
		22	Inner channel 0 read indicator
		23	Inner channel 1 read indicator
		31:24	Reserved
01011	IPU_CHA_BUF0_RDY register monitoring group	31:0	IPU_CHA_BUF0_RDY register bits
01100	IPU_CHA_BUF1_RDY register monitoring group	31:0	IPU_CHA_BUF1_RDY register bits
01101	IPU_CHA_CUR_BUF register monitoring group	31:0	IPU_CHA_CUR_BUF register bits
01110	IPU_TASKS_STAT register monitoring group	31:0	IPU_TASKS_STAT register bits
01111	IPU_INT_STAT_3 register monitoring group	31:0	IPU_INT_STAT_3 register bits
10000	IPU_INT_STAT_4 register monitoring group	31:0	IPU_INT_STAT_4 register bits
10001	IPU_INT_STAT_5 register monitoring group	31:0	IPU_INT_STAT_5 register bits
10010	IDMAC_CHA_BUSY register monitoring group	31:0	IDMAC_CHA_BUSY register bits

31.3.3.2 CSI Registers

31.3.3.2.1 CSI Sensor Configuration Register (CSI_SENS_CONF)

This register controls the sensor configuration.

0x53FC_0060 (CSI_SENS_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	DIV_RATIO							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EXT_VSYNC	0	0	0	DATA_WITDH		SENS_DATA_FORMAT		SENS_CLK_SRC	0	SENS_PRTCL		SENS_PIX_CLK_POL	DATA_POL	HSYNC_POL	VSYNC_POL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-32. CSI Sensor Configuration Register (CSI_SENS_CONF)

Table 31-51. CSI_SENS_CONF Field Descriptions

Field	Description
31–24	Reserved
23–16 DIV_RATIO	Clock division ratio minus 1. This field defines the division ratio of HSP_CLK into SENSB_MCLK: SENSB_MCLK rate = HSP_CLK rate /(DIV_RATIO+1)
15 EXT_VSYNC	External VSYNC enable. This bits select between external and internal VSYNC. 0 Internal VSYNC mode. 1 External VSYNC mode.
14–12	Reserved
11–10 DATA_WIDTH	Data width. This fields defines the number of bits per color. Values: 00 two 4-bit words per color 01 8 bits per color 10 10 bits per color 11 15 bits Bayer or generic data

Table 31-51. CSI_SENS_CONF Field Descriptions (Continued)

Field	Description
9–8 SENS_DATA_FORMAT	Data format from the sensor. This field defines the data format for the input of the CSI sensor. Values: 00 RGB or YUV444 01 Reserved 10 YUV422 (UYVY...) 11 Bayer or generic data
7 SENS_CLK_SRC	Sensor clock source. This bit defines the clock source input 0 SENSB_SENS_CLK clock. 1 HSP_CLK clock after division.
6	Reserved
5–4 SENS_PRTCL	Sensor protocol. This bit defines the sensor timing/data mode protocol. Values: 00 Gated clock mode 01 Non-gated clock mode 10 CCIR progressive mode 11 CCIR interlaced mode
3 SENS_PIX_CLK_POL	Invert pixel clock input. This bit selects the polarity of pixel clock. 0 pixel clock is directly applied to internal circuitry. 1 pixel clock is inverted before applied to internal circuitry.
2 DATA_POL	Invert data input. This bit selects the polarity of data input. 0 data lines are directly applied to internal circuitry. 1 data lines are inverted before applied to internal circuitry.
1 HSYNC_POL	Invert IPP_IND_SENSB_HSYNC input. This bit selects the polarity of IPP_IND_SENSB_HSYNC signal. 0 IPP_IND_SENSB_HSYNC is directly applied to internal circuitry. 1 IPP_IND_SENSB_HSYNC is inverted before applied to internal circuitry.
0 VSYNC_POL	Invert IPP_IND_SENSB_VSYNC input. This bit selects the polarity of IPP_IND_SENSB_VSYNC signal. 0 IPP_IND_SENSB_VSYNC is not inverted before applied to internal circuitry. 1 IPP_IND_SENSB_VSYNC is inverted before applied to internal circuitry.

31.3.3.2.2 CSI Sensor Frame Size Register (CSI_SENS_FRM_SIZE)

This register controls the sensor frame size.

0x53FC_0064 (CSI_SENS_FRM_SIZE) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	SENS_FRM_HEIGHT											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	SENS_FRM_WIDTH											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-33. CSI Sensor Frame Size Register (CSI_SENS_FRM_SIZE)

Table 31-52. CSI_SENS_FRM_SIZE Field Descriptions

Field	Description
31–28	Reserved
27–16 SENS_FRM_HEIGHT	Sensor frame height minus 1. This field defines the sensor frame rows number minus 1.
15–12	Reserved
11–0 SENS_FRM_WIDTH	Sensor frame width minus 1. This field defines the sensor frame column number minus 1.

31.3.3.2.3 CSI Actual Frame Size Register (CSI_ACT_FRM_SIZE)

This register controls the actual frame size.

0x53FC_0068 (CSI_ACT_FRM_SIZE) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	ACT_FRM_HEIGHT											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	ACT_FRM_WIDTH											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-34. CSI Actual Frame Size Register (CSI_ACT_FRM_SIZE)

Table 31-53. CSI_ACT_FRM_SIZE Field Descriptions

Field	Description
31–28	Reserved
27–16 ACT_FRM_HEIGHT	Actual frame height minus 1. This field defines the CSI output frame rows number minus 1.
15–12	Reserved
11–0 ACT_FRM_WIDTH	Actual frame width minus 1. This field defines the CSI output frame columns number minus 1.

31.3.3.2.4 CSI Output Frame Control Register (CSI_OUT_FRM_CTRL)

This register controls the output frame parameters.

0x53FC_006C (CSI_OUT_FRM_CTRL) Access: User Read/Write



Figure 31-35. CSI Output Frame Control Register (CSI_OUT_FRM_CTRL)

Table 31-54. CSI_OUT_FRM_CTRL Field Descriptions

Field	Description
31–30	Reserved
29 HORZ_DWNS	Enable horizontal downsizing (decimation) by 2. 0 Downsizing disabled 1 Downsizing enabled
28 VERT_DWNS	Enable vertical downsizing (decimation) by 2. 0 Downsizing disabled 1 Downsizing enabled
27	Reserved
26 IC_TV_MODE	Convert interlaced frame format to progressive frame format when writing to the system memory. 0 Disable format conversion 1 Enable format conversion

Table 31-54. CSI_OUT_FRM_CTRL Field Descriptions (Continued)

Field	Description
25–21 SKIP_VF	Skip viewfinder frame. This field initiated by core, is shifted each new frame and according to the bits, frames are skipped for view-finder task—each bit meaning is: 0 Frame for view-finder is valid. 1 Frame for view-finder is skipped.
20–16 SKIP_ENC	Skip encoder frame. This field initiated by core, is shifted each new frame and according to the bits, frames are skipped for encoding task—each bit meaning is: 0 Frame for encoding is valid. 1 Frame for encoding is skipped.
15–8 HSC	Horizontal skip. This field defines the number of columns to skip.
7–0 VSC	Vertical skip. This field defines the number of rows to skip.

31.3.3.2.5 CSI Test Control Register (CSI_TST_CTRL)

This register controls the sensor pattern generating in test mode.

0x53FC_0070 (CSI_TST_CTRL) Access: User Read/Write



Figure 31-36. CSI Test Control Register (CSI_TST_CTRL)

Table 31-55. CSI_TST_CTRL Field Descriptions

Field	Description
31–25	Reserved
24 TEST_GEN_MODE	Test generator mode. This bit activates the signal generation. 0 Test signal generator is inactive. 1 Test signal generator is active.

Table 31-55. CSI_TST_CTRL Field Descriptions (Continued)

Field	Description
23–16 PG_B_VALUE	Pattern generator B value. This field selects the B value for the generated pattern of even pixel.
15–8 PG_G_VALUE	Pattern generator G value. This field selects the G value for the generated pattern of even pixel.
7–0 PG_R_VALUE	Pattern generator R value. This field selects the R value for the generated pattern of even pixel.

31.3.3.2.6 CSI CCIR Code Register 1 (CSI_CCIR_CODE_1)

This register controls the field 0 commands configuration.

0x53FC_0074 (CSI_CCIR_CODE_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	CCIR_ERR_DET_EN	0	0	STRT_FLD0_ACTV			END_FLD0_ACTV		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	STRT_FLD0_BLNK_2ND			END_FLD0_BLNK_2ND			STRT_FLD0_BLNK_1ST			END_FLD0_BLNK_1ST		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-37. CSI CCIR Code Register 1 (CSI_CCIR_CODE_1)

Table 31-56. CSI_CCIR_CODE_1 Field Descriptions

Field	Description
31–25	Reserved
24 CCIR_ERR_DET_EN	Enable error detection and correction for CCIR interlaced mode with protection bit. 0 Error detection and correction is disabled. 1 Error detection and correction is enabled.
31–25	Reserved
21–19 STRT_FLD0_ACTV	Start of field 0 active line command (interlaces mode). (In progressive mode, start of active line command mode).
18–16 END_FLD0_ACTV	End of field 0 active line command (interlaces mode). (In progressive mode, end of active line command mode).

Table 31-56. CSI_CCIR_CODE_1 Field Descriptions (Continued)

Field	Description
15–12	Reserved
11–9 STRT_FLD0_BLNK_2ND	Start of field 0 second blanking line command (interlaces mode). (In progressive mode this field is ignored).
8–6 END_FLD0_BLNK_2ND	End of field 0 second blanking line command (interlaces mode). (In progressive mode this field is ignored).
5–3 STRT_FLD0_BLNK_1ST	Start of field 0 first blanking line command (interlaces mode). (In progressive mode this field indicates start of blanking line command).
2–0 END_FLD0_BLNK_1ST	End of field 0 first blanking line command (interlaces mode). (In progressive mode this field is ignored).

31.3.3.2.7 CSI CCIR Code Register 2 (CSI_CCIR_CODE_2)

This register controls the field 1 commands configuration.

0x53FC_0078 (CSI_CCIR_CODE_2) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	STRT_FLD1_ACTV			END_FLD1_ACTV		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	STRT_FLD1_BLNK_2ND				END_FLD1_BLNK_2ND				STRT_FLD1_BLNK_1ST			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-38. CSI CCIR Code Register 2 (CSI_CCIR_CODE_2)

Table 31-57. CSI_CCIR_CODE_2 Field Descriptions

Field	Description
31–22	Reserved
21–19 STRT_FLD1_ACTV	Start of field 1 active line command (interlaces mode). (In progressive mode this field is ignored).
18–16 END_FLD1_ACTV	End of field 1 active line command (interlaces mode). (In progressive mode this field is ignored).
15–12	Reserved
11–9 STRT_FLD1_BLNK_2ND	Start of field 1 second blanking line command (interlaces mode). In progressive mode this field is ignored.

Table 31-57. CSI_CCIR_CODE_2 Field Descriptions (Continued)

Field	Description
8–6 END_FLD1_BLNK_2ND	End of field 1 second blanking line command (interlaces mode). In progressive mode this field is ignored.
5–3 STRT_FLD1_BLNK_1ST	Start of field 1 first blanking line command (interlaces mode). In progressive mode this field is ignored.
2–0 END_FLD1_BLNK_1ST	End of field 1 first blanking line command (interlaces mode). In progressive mode this field is ignored.

31.3.3.2.8 CSI CCIR Code Register 3 (CSI_CCIR_CODE_3)

This register controls the CCIR pre-command sequence.

0x53FC_007C (CSI_CCIR_CODE_3) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	CCIR_PRECOM[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CCIR_PRECOM[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-39. CSI CCIR Code Register 3 (CSI_CCIR_CODE_3)

Table 31-58. CSI_CCIR_CODE_3 Field Descriptions

Field	Description
31–24	Reserved
23–16 CCIR_PRECOM[23:16]	CCIR pre command. This field defines the sequence which comes before the CCIR command.
15–0 CCIR_PRECOM[15:0]	CCIR pre command. This field defines the sequence which comes before the CCIR command.

31.3.3.2.9 CSI Flash Strobe Register 1 (CSI_FLASH_STROBE_1)

This register controls the flash strobe generated by the CSI.

0x53FC_0080 (CSI_FLASH_STROBE_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SENS_ROW_DURATION															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CLOCK_SEL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-40. CSI Flash Strobe Register 1 (CSI_FLASH_STROBE_1)

Table 31-59. CSI_FLASH_STROBE_1 Field Descriptions

Field	Description
31–16 SENS_ROW_DURATION	Duration of sensor row minus 1. This field specifies scan duration for one sensor row expressed in SENSB_MCLK or SENSB_PIX_CLK periods. This value is used as an unit for definition of flash strobe start time and duration.
15–1	Reserved
0 CLOCK_SEL	Select clock for sensor row duration count. This bit selects SENSB_MCLK or SENSB_PIX_CLK clock for sensor row duration count. 0 Select SENSB_MCLK clock 1 Select SENSB_PIX_CLK clock

31.3.3.2.10 CSI Flash Strobe Register 2 (CSI_FLASH_STROBE_2)

This register controls the flash strobe generated by the CSI.

0x53FC_0084 (CSI_FLASH_STROBE_2) Access: User Read/Write



Figure 31-41. CSI Flash Strobe Register 2 (CSI_FLASH_STROBE_2)

Table 31-60. CSI_FLASH_STROBE_2 Field Descriptions

Field	Description
31–16 STROBE_DURATION	Strobe duration minus 1. This field defines flash strobe duration. The value is expressed in sensor image rows.
15–3 STROBE_START_TIME	Strobe start time minus 1. This field defines a time interval between beginning of the next sensor frame and flash strobe generation start. The value is expressed in sensor image rows. The minimal allowed value is 1.
2	Reserved
1 STROBE_POL	Strobe polarity control bit. This bit controls flash strobe polarity. 0 active low 1 active high
0 STROBE_EN	Strobe enable control/status bit. This bit enables flash strobe generation after beginning of the next sensor frame. Beginning of the sensor frame is defined as the first row start point. This bit should be set by the core. The IPU automatically clears the bit after strobe generation finish. 0 flash strobe disabled 1 flash strobe enabled

31.3.3.3 IC Registers

31.3.3.3.1 IC Configuration Register (IC_CONF)

This register contains control parameter for IC 3 tasks (pre-processing for encoding, pre-processing for view-finder and post processing).

0x53FC_0088 (IC_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	CSI_MEM_WR_EN	RWS_EN	IC_KEY_COLOR_EN	IC_GLB_LOC_A	0	0	0	0	0	0	0	PP_ROT_EN	PP_CMB	PP_CSC2	PP_CSC1	PP_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	PRPVF_ROT_EN	PRPVF_CMB	PRPVF_CSC2	PRPVF_CSC1	PRPVF_EN	0	0	0	0	0	PRPENC_ROT_EN	PRPENC_CSC1	PRPENC_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-42. IC Configuration Register (IC_CONF)

Table 31-61. IC_CONF Field Descriptions

Field	Description
31 CSI_MEM_WR_EN	CSI direct memory write enable. This bit enables writing data from sensor directly to memory even when a raw sensor is not attached. 0 CSI direct writing to memory is disabled. 1 CSI direct writing to memory is enabled.
30 RWS_EN	Raw sensor enable. This bit indicate if a raw sensor is attached (bayer format). 0 Raw sensor is not attached. 1 Raw sensor is attached. This bit is used together with the CSI_MEM_WR_EN bit as follows: CSI_MEM_WR_EN=0, RWS_EN=0—data is fed from the CSI to the IC for processing; CSI_MEM_WR_EN=1, RWS_EN=0—data is fed from the CSI to the IC for processing and also for writing to the system memory; CSI_MEM_WR_EN=0, RWS_EN=1—data is fed from the CSI to the system memory (via the IC) and from the system memory to the IC for processing; CSI_MEM_WR_EN=1, RWS_EN=1—non-valid configuration.
29 IC_KEY_COLOR_EN	Key color enable. This bit enables the key color feature. 0 Key color is disabled. 1 Key color is enabled.

Table 31-61. IC_CONF Field Descriptions (Continued)

Field	Description
28 IC_GLB_LOC_A	Global alpha. This bit select the source of alpha parameter. 0 Alpha parameter is local. 1 Alpha parameter is global.
27–21	Reserved
20 PP_ROT_EN	Post-processing rotation task enable. This bit enable post-processing rotation task. 0 Rotation is disabled. 1 Rotation is enabled.
19 PP_CMB	Post-processing task combining enable. This bit enables combining. Combining can be done only when first CSC is enabled (PP_CSC1=1). Otherwise the bit has no effect. 0 Combining is disabled. 1 Combining is enabled.
18 PP_CSC2	Post-processing task color conversion RGB-->YUV enable. This bit enables YUV-->RGB. 0 RGB-->YUV is disabled. 1 RGB-->YUV is enabled.
17 PP_CSC1	Post-processing task color conversion YUV-->RGB enable. This bit enables YUV-->RGB. 0 YUV-->RGB is disabled. 1 YUV-->RGB is enabled.
16 PP_EN	Post-processing task enable. This bit enables the post-processing task. 0 Task is disabled. 1 Task is enabled.
15–13	Reserved
12 PRPVF_ROT_EN	Preprocessing rotation task for viewfinder enable. This bit enable preprocessing rotation task for viewfinder. 0 Rotation is disabled. 1 Rotation is enabled.
11 PRPVF_CMB	Preprocessing task for view-finder combining enable. This bit enables combining. Combining can be done only when first CSC is enabled (PRPVF_CSC1=1). Otherwise the bit has no effect. 0 Combining is disabled. 1 Combining is enabled.
10 PRPVF_CSC2	Pre-processing task for view-finder second color conversion enable. This bit enables second color conversion. 0 Second color conversion is disabled. 1 Second color conversion is enabled.
9 PRPVF_CSC1	Pre-processing task for view-finder first color conversion enable. This bit enables first color conversion. 0 First color conversion is disabled. 1 First color conversion is enabled.
8 PRPVF_EN	Preprocessing task for view-finder enable. This bit enables the view-finder task. 0 Task is disabled. 1 Task is enabled.

Table 31-61. IC_CONF Field Descriptions (Continued)

Field	Description
7–3	Reserved
2 PRPENC_ROT_EN	Preprocessing rotation task for encoding enable. This bit enable preprocessing rotation task for encoding. 0 Rotation is disabled. 1 Rotation is enabled.
1 PRPENC_CSC1	Preprocessing task for encoding color conversion enable. This bit enables color conversion. 0 Color conversion is disabled. 1 Color conversion is enabled.
0 PRPENC_EN	Preprocessing task for encoding enable. This bit enables the encoding task. 0 Task is disabled. 1 Task is enabled.

31.3.3.3.2 IC Preprocessing Encoder Resizing Coefficients Register (IC_PRP_ENC_RSC)

This register contains the resizing and downsizing parameters for preprocessing task for encoding.

0x53FC_008C (IC_PRP_ENC_RSC) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	PRPENC_DS_R_V				PRPENC_RS_R_V											
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	PRPENC_DS_R_H				PRPENC_RS_R_H											
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-43. IC Preprocessing Encoder Resizing Coefficients Register (IC_PRP_ENC_RSC)

Table 31-62. IC_PRP_ENC_RSC Field Descriptions

Field	Description
31–30 PRPENC_DS_R_V	Preprocessing task for encoding downsizing vertical ratio. This field contains the downsizing vertical coefficient of preprocessing for encoding.
29–16 PRPENC_RS_R_V	Preprocessing task for encoding resizing vertical ratio. This field contains the resizing vertical coefficient of preprocessing for encoding. Resizing ratio is equal to PRPENC_RS_R_V: M Where M = 2^13; SI—input size; SO—output size PRPENC_RS_R_V = floor(M*(SI-1)/(SO-1));

Table 31-62. IC_PRP_ENC_RSC Field Descriptions (Continued)

Field	Description
15–14 PRPENC_DS_R_H	Preprocessing task for encoding downsizing horizontal ratio. This field contains the downsizing horizontal coefficient of preprocessing for encoding. Values: 00 1 01 2 10 4 11 RSV
13–0 PRPENC_RS_R_H	Preprocessing task for encoding resizing horizontal ratio. This field contains the resizing horizontal coefficient of preprocessing for encoding. Resizing ratio is equal to PRPENC_RS_R_H: M Where M = 2^13; SI—input size; SO—output size PRPENC_RS_R_H = floor(M*(SI-1)/(SO-1));

31.3.3.3.3 IC Preprocessing View-Finder Resizing Coefficients Register (IC_PRP_VF_RSC)

This register contains the resizing and downsizing parameters for preprocessing task for display.

0x53FC_0090 (IC_PRP_VF_RSC) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	PRPVF_DS_R_V		PRPVF_RS_R_V													
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	PRPVF_DS_R_H		PRPVF_RS_R_H													
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-44. IC Preprocessing View-Finder Resizing Coefficients Register (IC_PRP_VF_RSC)

Table 31-63. IC_PRP_VF_RSC Field Descriptions

Field	Description
31–30 PRPVF_DS_R_V	Preprocessing task for encoding downsizing vertical ratio. This field contains the downsizing vertical coefficient of preprocessing for view-finder.
29–16 PRPVF_RS_R_V	Preprocessing task for encoding resizing vertical ratio. This field contains the resizing vertical coefficient of preprocessing for view-finder. Resizing ratio is equal to PRPVF_RS_R_V: M Where M = 2^13; SI—input size; SO—output size PRPVF_RS_R_V = floor(M*(SI-1)/(SO-1);

Table 31-63. IC_PRP_VF_RSC Field Descriptions (Continued)

Field	Description
15–14 PRPVF_DS_R_H	Preprocessing task for encoding downsizing horizontal ratio. This field contains the downsizing horizontal coefficient of preprocessing for view-finder. Values: 00 1 01 2 10 4 11 RSV
13–0 PRPVF_RS_R_H	Preprocessing task for view-finding resizing horizontal ratio. This field contains the resizing horizontal coefficient of preprocessing task for view-finder. Resizing ratio is equal to PRPVF_RS_R_H: M Where M = 2^13; SI—input size; SO—output size PRPVF_RS_R_H = floor(M*(SI-1)/(SO-1));

31.3.3.3.4 IC Post-Processing Resizing Coefficients Register (IC_PP_RSC)

This register contains the resizing and downsizing parameters for post-processing task for display.

0x53FC_0094 (IC_PP_RSC) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	PP_DS_R_V				PP_RS_R_V											
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	PP_DS_R_H				PP_RS_R_H											
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-45. IC Post-Processing Resizing Coefficients Register (IC_PP_RSC)

Table 31-64. IC_PP_RSC Field Descriptions

Field	Description
31–30 PP_DS_R_V	Post-processing task downsizing vertical ratio. This field contains the downsizing vertical coefficient of post-processing.
29–16 PP_RS_R_V	Post-processing task resizing vertical ratio. This field contains the resizing vertical coefficient of post-processing. Resizing ratio is equal to PP_RS_R_V: M Where M = 2^13; SI—input size; SO—output size PP_RS_R_V = floor(M*(SI-1)/(SO-1));

Table 31-64. IC_PP_RSC Field Descriptions (Continued)

Field	Description
15–14 PP_DS_R_H	Post-processing task downsizing horizontal ratio. This field contains the downsizing horizontal coefficient of post-processing. 00 1 01 2 10 4 11 RSV
13–0 PP_RS_R_H	Post-processing task resizing horizontal ratio. This field contains the resizing horizontal coefficient of post-processing. Resizing ratio is equal to PP_RS_R_H: M Where M = 2^13; SI—input size; SO—output size PP_RS_R_H = floor(M*(SI-1)/(SO-1));

31.3.3.3.5 IC Combining Parameters Register 1 (IC_CMBP_1)

0x53FC_0098 (IC_CMBP_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	IC_PP_ALPHA_V								IC_PRPVF_ALPHA_V							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-46. IC Combining Parameters Register 1 (IC_CMBP_1)

Table 31-65. IC_CMBP_1 Field Descriptions

Field	Description
31–16	Reserved
15–8 IC_PP_ALPHA_V	Post-processing task global alpha. This field contains the global alpha value of post-processing
7–0 IC_PRPVF_ALPHA_V	Preprocessing task for encoding global alpha. This field contains the global alpha value of preprocessing for encoding.

31.3.3.3.6 IC Combining Parameters Register 2 (IC_CMBP_2)

0x53FC_009C (IC_CMBP_2) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	IC_KEY_COLOR_R							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	IC_KEY_COLOR_G								IC_KEY_COLOR_B							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-47. IC Combining Parameters Register 2 (IC_CMBP_2)

Table 31-66. IC_CMBP_2 Field Descriptions

Field	Description
31–24	Reserved
23–16 IC_KEY_COLOR_R	Key color red.
15–8 IC_KEY_COLOR_G	Key color green.
7–0 IC_KEY_COLOR_B	Key color blue.

31.3.3.4 Post Filter (PF) Registers

31.3.3.4.1 Post Filter (PF) Configuration Register (PF_CONF)

This register contains all the parameters needed for the post filter.

0x53FC_00A0 (PF_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	H264_Y_PAUSE_ROW					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	H264_Y_PAUSE_EN	0	PF_TYPE		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-48. PF Configuration Register (PF_CONF)

Table 31-67. PF_CONF Field Descriptions

Field	Description
31–22	Reserved
21–16 H264_Y_PAUSE_ROW	Number of the last row in the Y input frame to be processed before pause in H.264 mode. This field has no effect when H264_Y_PAUSE_EN=0. The number starts from 0.
15–5	Reserved
4 H264_Y_PAUSE_EN	Enable PF pause in H.264 mode during processing Y component. 0 pause disabled 1 pause enabled
3	Reserved
2–0 PF_TYPE	Post filtering type. This field contains the type of the Post Filter. Values: 000 All PF tasks are Disabled 001 MPEG-4 Deblocking only 010 MPEG-4 Deringing only 011 MPEG-4 Deblocking and Deringing 100 H.264 Deblocking

31.3.3.5 IDMAC Registers

31.3.3.5.1 IDMAC Configuration Register (IDMAC_CONF)

This register control the DMA channel configuration.

0x53FC_00A4 (IDMAC_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	SINGLE_AHB_M_EN	0	SRCNT			0	0	PRYM	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-49. IDMAC Configuration Register (IDMAC_CONF)

Table 31-68. IDMAC_CONF Field Descriptions

Field	Description
31–9	Reserved
8 SINGLE_AHB_M_EN	Enable single master AHB. Has no effect (always single master AHB) if the SINGLE_AHB_M_MODE pin is asserted to 1.
7	Reserved
6–4 SRCNT	Service request counter. This field determines how many times a specific request will be serviced before selecting another channel. Values: 000 1 consecutive request 001 2 consecutive requests 010 3 consecutive requests 011 4 consecutive requests 100 5 consecutive requests 101 6 consecutive requests 110 7 consecutive requests 111 8 consecutive requests
3–2	Reserved
1–0 PRYM	Priority mode. This field determines in what manner IDMAC will move the highest priority channel. 00 Round robin. 01 Random 10 Read after write 11 Reserved.

31.3.3.5.2 IDMAC Channel Enable Register (IDMAC_CHA_EN)

This register control the DMA channels enabling.

0x53FC_00A8 (IDMAC_CHA_EN) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DMAPF_7_CHAN_EN	DMAPF_6_CHAN_EN	DMAPF_5_CHAN_EN	DMAPF_4_CHAN_EN	DMAPF_3_CHAN_EN	DMAPF_2_CHAN_EN	DMAPF_1_CHAN_EN	DMAPF_0_CHAN_EN	DMAADC_7_CHAN_EN	DMAADC_6_CHAN_EN	DMAADC_5_CHAN_EN	DMAADC_4_CHAN_EN	DMAADC_3_CHAN_EN	DMAADC_2_CHAN_EN	DMASDC_3_CHAN_EN	DMASDC_2_CHAN_EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DMASDC_1_CHAN_EN	DMASDC_0_CHAN_EN	DMAIC_13_CHAN_EN	DMAIC_12_CHAN_EN	DMAIC_11_CHAN_EN	DMAIC_10_CHAN_EN	DMAIC_9_CHAN_EN	DMAIC_8_CHAN_EN	DMAIC_7_CHAN_EN	DMAIC_6_CHAN_EN	DMAIC_5_CHAN_EN	DMAIC_4_CHAN_EN	DMAIC_3_CHAN_EN	DMAIC_2_CHAN_EN	DMAIC_1_CHAN_EN	DMAIC_0_CHAN_EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-50. IDMAC Channel Enable Register (IDMAC_CHA_EN)

Table 31-69. IDMAC_CHA_EN Field Descriptions

Field	Description
DMA_*n*_EN *n* = 0…31	DMA channel *n* enable. This bit selects if channel *n* is enabled 0 Channel *n* is disabled. 1 Channel *n* is enabled.

31.3.3.5.3 IDMAC Channel Priority Register (IDMAC_CHA_PRI)

This register contains the DMA channel priorities.

0x53FC_00Ac (IDMAC_CHA_PRI) Access: User Read/Write



Figure 31-51. IDMAC Channel Priority Register (IDMAC_CHA_PRI)

Table 31-70. IDMAC_CHA_PRI Field Descriptions

Field	Description
DMA_*n*_PRI *n* = 0…31	DMA channel *n* priority. This field determines if channel *n* is enabled. 0 Channel *n* has low priority. 1 Channel *n* has high priority.

31.3.3.5.4 IDMAC Channel Busy Register (IDMAC_CHA_BUSY)

0x53FC_00B0 (IDMAC_CHA_BUSY) Access: User Read-Only



Figure 31-52. IDMAC Channel Busy Register (IDMAC_CHA_BUSY)

Table 31-71. IDMAC_CHA_BUSY Field Descriptions

Field	Description
31–0 CHA#_BUSY[1]	Channel # is ready. This bit indicates that channel is busy (in the middle of frame). 0 Channel is not busy. 1 Channel is busy.

[1] Indicates the corresponding DMA channel number noted in Figure 31-52.

31.3.3.6 SDC Registers

31.3.3.6.1 SDC Common Configuration Register (SDC_COM_CONF)

This register contains common configuration parameter for the SDC.

0x53FC_00B4 (SDC_COM_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	COC		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DUAL_MODE	SAVE_REFR_EN	0	SHARP	0	0	BG_EN	MASK_EN	SDC_KEY_COLOR_EN	SDC_GLB_LOC_A	GWSEL	FG_EN	FG_MCP_FORM	BG_MCP_FORM	SDC_MODE	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-53. SDC Common Configuration Register (SDC_COM_CONF)

Table 31-72. SDC_COM_CONF Field Descriptions

Field	Description
31–19	Reserved
18–16 COC	Cursor operation control. Controls the format of the cursor and the type of arithmetic operations. 000 Transparent, cursor is disabled. 001 Full cursor. 010 Reversed cursor. 011 AND between background and cursor. 100 Reserved 101 OR between background and cursor. 110 XOR between background and cursor. 111 Reserved
15 DUAL_MODE	Dual mode enable. Enables/disables dual mode. This bit define if synch interface sends data to smart display. 0 Disable dual mode. 1 Enable dual mode.
14 SAVE_REFR_EN	Enable saving refresh mode. This bit controls saving refresh mode for synchronous interface of smart displays. If saving refresh mode is enabled, display refresh is performed only when display buffer data or displayed windows or cursor position are changed 0 Disable saving refresh. 1 Enable saving refresh.
13	Reserved

Table 31-72. SDC_COM_CONF Field Descriptions (Continued)

Field	Description
12 SHARP	Sharp panel enable. Enables/Disables signals for Sharp. 0 Disable Sharp signals. 1 Enable Sharp signals.
11–10	Reserved
9 BG_EN	Background enable. This bit enables the background channel. 0 Background channel is disabled, but control signals (HSYNC, VSYNC) are enabled. 1 Background channel is enabled.
8 MASK_EN	Mask enable. This bit enables the mask channel. 0 Mask channel is disabled. 1 Mask channel is enabled.
7 SDC_KEY_COLOR_EN	Graphic window color keying enable. Enable or disable graphic window color keying. 0 Disable color keying of graphic window 1 Enable color keying of graphic window
6 SDC_GLB_LOC_A	Graphic window alpha mode. Select the use of alpha to be global or local. 0 Local alpha. 1 Global alpha.
5 GWSEL	Graphic window select. Select graphic window to be on foreground or background. 0 Graphic window is background. 1 Graphic window is foreground.
4 FG_EN	Foreground enable. This bit enables the foreground channel. 0 Foreground channel is disabled. 1 Foreground channel is enabled.
3 FG_MCP_FORM	Foreground monochrome data format. This bit relevant only when SDC_MODE=00. It indicates if the pixels of foreground contains alpha. 0 8 bpp without alpha. 1 8 bpp and 8 bit alpha => 16 bit for pixel.
2 BG_MCP_FORM	Background monochrome data format. This bit relevant only when SDC_MODE=00. It indicates that the pixels of background contains alpha. 0 8 bpp without alpha. 1 8 bpp and 8 bit alpha => 16 bit for pixel.
1–0 SDC_MODE	SDC mode. This field selects the SDC output data format. 00 TFT monochrome 01 TFT color 10 YUV progressive 11 YUV interlaced

31.3.3.6.2 SDC Graphic Window Control Register (SDC_GRAPH_WIND_CTRL)

This register defines alpha and key color values.

0x53FC_00B8 (SDC_GRAPH_WIND_CTRL)

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SDC_ALPHA_V								SDC_KEY_COLOR_R							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SDC_KEY_COLOR_G								SDC_KEY_COLOR_B							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-54. SDC Graphic Window Control Register (SDC_GRAPH_WIND_CTRL)

Table 31-73. SDC_GRAPH_WIND_CTRL Field Descriptions

Field	Description
31–24 SDC_ALPHA_V	Graphic window alpha value. Defines the alpha value of graphic window used for alpha blending between graphic window and background plane. The actual value the number, that used in combining calculations. If value ≤ 0.5- 1/256 (01111111) then actual value = value. If value ≥ 0.5 (10000000), then actual value = value + 1/256. For SDC_ALPHA_V values, see Table 31-74.
23–16 SDC_KEY_COLOR_R	Graphic window color keying red component. Defines the red component of graphic window color keying. 00000000 No Red …… 11111111 Full Red
15–8 SDC_KEY_COLOR_G	Graphic window color keying green component. Defines the green component of graphic window color keying. Values: 00000000 No green …… 11111111 Full green
7–0 SDC_KEY_COLOR_B	Graphic window color keying blue component. Defines the blue component of graphic window color keying. Values: 00000000 No blue …… 11111111 Full blue

Table 31-74. SDC_ALPHA_V Values

Value	Actual Alpha Value	Meaning
00000000	00000000	Graphic window totally transparent (not displayed on LCD screen)
.....	.....	.....
01111111	01111111	.....
10000000	10000001	.....
10000001	10000010	.....
.....	.....	.....
11111110	11111111	.....
11111111	100000000	Graphic window totally opaque (overlaid on LCD screen)

31.3.3.6.3 SDC Foreground Window Position Register (SDC_FG_POS)

This register is used to determine the starting position of the foreground window relative to VSYNC.

0x53FC_00BC (SDC_FG_POS) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	FGXP									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	FGYP									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-55. SDC Foreground Window Position Register (SDC_FG_POS)

Table 31-75. SDC_FG_POS Field Descriptions

Field	Description
31–26	Reserved
25–16 FGXP	Foreground window X position. Specifies the number of pixel clock periods between the start of HSYNC and the beginning of the first data of the row. Starts from BGXP. A sum of FGXP and FW for the DMASDC_1 channel must be no greater than a sum of BGXP and FW for the DMASDC_0 channel. A sum of FGXP and FW for the DMASDC_1 channel must be less than SCREEN_WIDTH.

Table 31-75. SDC_FG_POS Field Descriptions (Continued)

Field	Description
15–10	Reserved
9–0 FGYP	Foreground window Y position. Specifies the number of lines between the start of VSYNC and the beginning of the first data. Starts from BGYP. A sum of FGYP and FH for the DMASDC_1 channel must be no greater than a sum of BGYP and FH for the DMASDC_0 channel. A sum of FGYP and FH for the DMASDC_1 channel must be less than SCREEN_HEIGHT.

31.3.3.6.4 SDC Background Window Position Register (SDC_BG_POS)

This register is used to determine the starting position of the background window relative to VSYNC.

0x53FC_00C0 (SDC_BG_POS) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	BGXP									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	BGYP									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-56. SDC Background Window Position Register (SDC_BG_POS)

Table 31-76. SDC_BG_POS Field Descriptions

Field	Description
31–26	Reserved
25–16 BGXP	Background window X position. Specifies the number of pixel clock periods between the start of HSYNC and the beginning of the first data of the row. Starts from 0. A sum of BGXP and FW for the DMASDC_0 channel must be less than SCREEN_WIDTH.
15–10	Reserved
9–0 BGYP	Background window Y position. Specifies the number of lines between the start of VSYNC and the beginning of the first data. Starts from 0. A sum of BGYP and FH for the DMASDC_0 channel must be less than SCREEN_HEIGHT.

31.3.3.6.5 SDC Cursor Position Register (SDC_CUR_POS)

This register is used to determine the starting position of the cursor relative to VSYNC.

0x53FC_00C4 (SDC_CUR_POS) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	CXW							CXP							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	CYH							CYP							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-57. SDC Cursor Position Register (SDC_CUR_POS)

Table 31-77. SDC_CUR_POS Field Descriptions

Field	Description
31	Reserved
30–26 CXW	Cursor width minus 1. Specifies the width of the hardware cursor in pixels.
25–16 CXP	Cursor X position. Specifies the cursors horizontal starting position X expressed in pixels. Starts from BGXP. A sum of CXP and CXW must be no greater than a sum of BGXP and FW for the DMASDC_0 channel.
15	Reserved
14–10 CYH	Cursor height minus 1. Specifies the height of the hardware cursor in pixels.
9–0 CYP	Cursor Y position. Specifies the cursors vertical starting position Y expressed in rows. Starts from BGYP. A sum of CYP and CYH must be no greater than a sum of BGYP and FH for the DMASDC_0 channel.

31.3.3.6.6 SDC Cursor Blinking and PWM Contrast Control Register (SDC_CUR_BLINK_PWM_CTRL)

This register is used to control the blinking and the signal output at the IPP_DO_DISPB_CONTRAST pin, which controls the contrast of the LCD panel.

0x53FC_00C8 (SDC_CUR_BLINK_PWM_CTRL) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	SCR		CC_EN	PWM							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BK_EN	0	0	0	0	0	0	0	BKDIV							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-58. SDC Cursor Blinking and PWM Contrast Control Register (SDC_CUR_BLINK_PWM_CTRL)

Table 31-78. SDC_CUR_POS Field Descriptions

Field	Description
31–27	Reserved
26–25 SCR	Source select. Selects the input clock source for the PWM counter. The PWM output frequency is equal to the frequency of the input clock divided by 256. Values: 00 HSYNC 01 Pixel clock 10 HSP_CLK clock 11 Reserved
24 CC_EN	Contrast control enable. Enables/disables the contrast control function. 0 Contrast control is off. 1 Contrast control is on.
23–16 PWM	Pulse width minus 1. Controls the pulse width of the built-in pulse-width modulator, which controls the contrast of the LCD screen.
15 BK_EN	Blinking enable. Determines whether the blink enable cursor will blink or remain steady. 0 Blink is disabled. 1 Blink is enabled.
14–8	Reserved
7–0 BKDIV	Blink divisor minus 1. Sets the cursor blink rate. VSYNC is used to clock the 8-bit up counter. When the counter value equals BKDIV, the cursor toggles on/off.

31.3.3.6.7 SDC Color Cursor Mapping Register (SDC_CUR_MAP)

This register defines the cursor color.

0x53FC_00CC (SDC_CUR_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	CUR_COL_R							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CUR_COL_G								CUR_COL_B							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-59. SDC Color Cursor Mapping Register (SDC_CUR_MAP)

Table 31-79. SDC_CUR_MAP Field Descriptions

Field	Description
31–24	Reserved
23–16 CUR_COL_R	Cursor red field. Defines the red component of the cursor color in color mode. Values: 00000000 No Red. …… 11111111 Full Red.
15–8 CUR_COL_G	Cursor green field. Defines the green component of the cursor color in color mode. Values: 00000000 No Green. …… 11111111 Full Green.
7–0 CUR_COL_B	Cursor blue field. Defines the blue component of the cursor color in color mode. Values: 00000000 No Blue. …… 11111111 Full Blue.

31.3.3.6.8 SDC Horizontal Configuration Register (SDC_HOR_CONF)

This register defines the horizontal sync pulse timing.

0x53FC_00D0 (SDC_HOR_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	H_SYNC_WIDTH						SCREEN_WIDTH									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	H_SYNC_DELAY			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-60. SDC Horizontal Configuration Register (SDC_HOR_CONF)

Table 31-80. SDC_HOR_CONF Field Descriptions

Field	Description
31–26 H_SYNC_WIDTH	Horizontal synchronization pulse width minus 1. Specifies the number of pixel clock periods in active HSYNC.
25–16 SCREEN_WIDTH	Screen width minus 1. Specifies the number of pixel clock periods between the last HSYNC and the new HSYNC.
15–4	Reserved
3–0 H_SYNC_DELAY	Horizontal synchronization pulse delay. Specifies the number of pixel clock periods between VSYNC and HSYNC start points.

31.3.3.6.9 SDC Vertical Configuration Register (SDC_VER_CONF)

This register defines the vertical sync pulse timing.

0x53FC_00D4 (SDC_VER_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	V_SYNC_WIDTH								SCREEN_HEIGHT							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	V_SYNC_WIDTH_L
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-61. SDC Vertical Configuration Register (SDC_VER_CONF)

Table 31-81. SDC_VER_CONF Field Descriptions

Field	Description
31–26 V_SYNC_WIDTH	Vertical synchronization pulse width minus 1. Specifies the width (in pixels or rows depending of V_SYNC_WIDTH_L) of the VSYNC pulse.
25–16 SCREEN_HEIGHT	Screen height minus 1. Defines the number of rows between the last VSYNC pulse and the new VSYNC pulse.
15–1	Reserved
0 V_SYNC_WIDTH_L	Vertical synchronization pulse width units. Defines in which units (pixels or rows) defined VSYNC width. 0 in pixels 1 in rows

31.3.3.6.10 SDC Sharp Configuration Register 1 (SDC_SHARP_CONF_1)

0x53FC_00D8 (SDC_SHARP_CONF_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	REV_TOGGLE_DELAY									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PS_FALL_DELAY								CLS_RISE_DELAY							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-62. SDC Sharp Configuration Register 1 (SDC_SHARP_CONF_1)

Table 31-82. SDC_SHARP_CONF_1 Field Descriptions

Field	Description
31–26	Reserved
25–16 REV_TOGGLE_DELAY	REV toggle delay. Controls the transition delay of REV relative to the last data of the line. Values: 0000000000 = 0 pixel clock cycles … 1111111111= 1023 pixel clock cycles
15–8 PS_FALL_DELAY	PS fall delay relative to LP rising edge. This parameter defines when PS pulse will fall. Values: 00000000 = 0 pixel clock cycles … 11111111= 255 pixel clock cycles
7–0 CLS_RISE_DELAY	CLS rise delay relative to LP rising edge. This parameter defines when CLS pulse will rise. Values: 00000000 = 0 pixel clock cycles … 11111111 = 255 pixel clock cycles

31.3.3.6.11 SDC Sharp Configuration Register 2 (SDC_SHARP_CONF_2)

0x53FC_00DC (SDC_SHARP_CONF_2) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	PS_RISE_DELAY									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	CLS_FALL_DELAY									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-63. SDC Sharp Configuration Register 2 (SDC_SHARP_CONF_2)

Table 31-83. SDC_SHARP_CONF_2 Field Descriptions

Field	Description
31–26	Reserved
25–16 PS_RISE_DELAY	PS rise delay relative to LP rising edge. This parameter defines when the PS pulse rises. 0000000000= 0 pixel clock cycles …. 1111111111= 1023 pixel clock cycles
15–10	Reserved
9–0 CLS_FALL_DELAY	CLS fall delay relative to LP rising edge. This parameter defines when CLS pulse falls. 0000000000= 0 pixel clock cycles … 1111111111= 1023 pixel clock cycles

31.3.3.7 ADC Registers

31.3.3.7.1 ADC Configuration Register (ADC_CONF)

This register contain general control bits for configuring ADC.

0x53FC_00E0 (ADC_CONF) Access: User Read/Write



Figure 31-64. ADC Configuration Register (ADC_CONF)

Table 31-84. ADC_CONF Field Descriptions

Field	Description
31 SYS2_DATA_MAP	Select data mapping rule for the system channel 2. This field specifies data mapping rule in the DI for the system channel 2. 0 data mapping rule. 1 command mapping rule.
30–29 SYS2_ADDR_INC	Address increment for the system channel 2 (for full address display type). This field is ignored for XY address display type (increment is always 1). 00 Increment by 1—used for 8-bit access with pixel data 01 Increment by 2—used for 16-bit access with generic data (including byte enable) or pixel data 10 Reserved 11 Increment by 4—used for 32-bit access with generic data or pixel data
28–27 SYS2_DISP_NUM	Display number for system channel 2. This field contains pointer to display for system channel 2. 00 Display 0 01 Display 1 10 Display 2 11 Reserved

Table 31-84. ADC_CONF Field Descriptions (Continued)

Field	Description
26–24 SYS2_MODE	Control sequence generation mode for system channel 2. 000 Disable system channel 2 001 Write in template mode, run template if display address is not sequential 010 Read in template mode, run template if display address is not sequential 011 Write in template mode, unconditionally run template for each access 100 Read in template mode, unconditionally run template for each access 101 Write data buffer without template, RS=0 110 Write data buffer without template, RS=1 111 Write in command buffer mode (commands and data)
23 SYS1_DATA_MAP	Select data mapping rule for the system channel 1. This field specifies data mapping rule in the DI for the system channel 1. 0 data mapping rule. 1 command mapping rule.
22–21 SYS1_ADDR_INC	Address increment for the system channel 1 (for full address display type). This field is ignored for XY address display type (increment is always 1. 00 Increment by 1—used for 8-bit access with pixel data 01 Increment by 2—used for 16-bit access with generic data (including byte enable) or pixel data 10 Reserved 11 Increment by 4—used for 32-bit access with generic data or pixel data
20–19 SYS1_DISP_NUM	Display number for system channel 1. This field contains pointer to display for system channel 1. 00 Display 0 01 Display 1 10 Display 2 11 Reserved
18–16 SYS1_MODE	Control sequence generation mode for system channel 1. 000 Disable system channel 1 001 Write in template mode, run template if display address is not sequential 010 Read in template mode, run template if display address is not sequential 011 Write in template mode, unconditionally run template for each access 100 Read in template mode, unconditionally run template for each access 101 Write data buffer without template, RS=0 110 Write data buffer without template, RS=1 111 Write in command buffer mode (commands and data)
15 SYS2_NO_TEARING	The system channel 2 data will be sent to display with display line synchronization to avoid tearing. This bit can ignored for displays 1 or 2 if the DISP12_VSYNC_SEL bit in the ADC_DISP_VSYNC Register does not enable vertical synchronization for this display. 0 disable display synchronization to avoid tearing. 1 enable display line synchronization to avoid tearing.
14 SYS1_NO_TEARING	The system channel 1 data will be sent to display with display line synchronization to avoid tearing. This bit can ignored for displays 1 or 2 if the DISP12_VSYNC_SEL bit in the ADC_DISP_VSYNC Register does not enable vertical synchronization for this display. 0 disable display synchronization to avoid tearing. 1 enable display line synchronization to avoid tearing.
13 PP_NO_TEARING	The PP channel will be sent to display with display line synchronization to avoid tearing. This bit can ignored for displays 1 or 2 if the DISP12_VSYNC_SEL bit in the ADC_DISP_VSYNC Register does not enable vertical synchronization for this display. 0 disable display synchronization to avoid tearing 1 enable display line synchronization to avoid tearing

Table 31-84. ADC_CONF Field Descriptions (Continued)

Field	Description
12 PP_DATA_MAP	Select data mapping rule for the post-processing channel. This field specifies data mapping rule in the DI for the post-processing channel. 0 data mapping rule. 1 command mapping rule.
11–10 PP_ADDR_INC	Post-processing channel display address increment per display access (for full address display type). This bit is ignored for XY address display type (increment is always 1). 00 Increment by 1—used for 8-bit access with pixel data 01 Increment by 2—used for 16-bit access with pixel data 10 Reserved 11 Increment by 4—used for 32-bit access with pixel data
9–8 PP_DISP_NUM	Post-processing channel display number. This field contains pointer to display of PP channel. 00 Display 0 01 Display 1 10 Display 2 11 Reserved
7 PRP_DATA_MAP	Select data mapping rule for the pre-processing channel. This field specifies data mapping rule in the DI for the pre-processing channel. 0 data mapping rule. 1 command mapping rule.
6–5 PRP_ADDR_INC	Pre-processing channel display address increment per display access (for full address display type). This bit is ignored for XY address display type (increment is always 1). 00 Increment by 1—used for 8-bit access with pixel data 01 Increment by 2—used for 16-bit access with pixel data 10 Reserved 11 Increment by 4—used for 32-bit access with pixel data
4–3 PRP_DISP_NUM	Pre-processing channel display number. This field contains pointer to display of PRP channel. 00 Display 0 01 Display 1 10 Display 2 11 Reserved
2 MCU_CHAN_EN	Core channel enable. This bit enables core channel (direct access to display via the AHB slave interface). 0 Core channel is disabled. 1 Core channel is enabled.
1 PP_CHAN_EN	Enable post-processing channel. This bit enables post-processing channel. 0 PP channel is disabled. 1 PP channel is enabled.
0 PRP_CHAN_EN	Enable pre-processing channel. This bit enables pre-processing channel. 0 PRP Channel is disabled. 1 PRP channel is enabled.

31.3.3.7.2 ADC System Channel 1 Start Address Register (ADC_SYSCHA1_SA)

This register contains the start address of channel 1.

0x53FC_00E4 (ADC_SYSCHA1_SA) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SYS1_START_TIME								SYS1_CHAN_SA[22:16]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SYS1_CHAN_SA[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-65. ADC System Channel 1 Start Address Register (ADC_SYSCHA1_SA)

Table 31-85. ADC_SYSCHA1_SA Field Descriptions

Field	Description
31–23 SYS1_START_TIME	Delay between display vertical synchronization pulse and start time point of system channel 1 window. The delay is defined in pairs of rows. It is used to eliminate tearing.
22–0 SYS1_CHAN_SA	System channel 1 start address. This field contains the start address of channel 1. • In the case of full addressing display, Start address has to be done in full addressing. • In the case of XY addressing display, X is located in the bits [log2(DISP#_SL+1)-1 : 0] and Y is located in the bits [22 : log2(DISP#_SL+1)], where display stride line DISP#_SL+1 must be a power of 2.

31.3.3.7.3 ADC System Channel 2 Start Address Register (ADC_SYSCHA2_SA)

This register contains the start address of channel 2.

0x53FC_00E8 (ADC_SYSCHA2_SA) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SYS2_START_TIME								SYS2_CHAN_SA[22:16]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SYS2_CHAN_SA[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-66. ADC System Channel 2 Start Address Register (ADC_SYSCHA2_SA)

Table 31-86. ADC_SYSCHA2_SA Field Descriptions

Field	Description
31–23 SYS2_START_TIME	Delay between display vertical synchronization pulse and start time point of system channel 1 window. The delay is defined in pairs of rows. It is used for tearing elimination.
22–16 SYS2_CHAN_SA	Channel 2 Start Address. This field contains the start address of channel 2. • In the case of full addressing display, Start address is expressed in bytes. • In the case of XY addressing display, X is located in the bits [log2(DISP#_SL+1)-1 : 0] and Y is located in the bits [22 : log2(DISP#_SL+1)], where display stride line DISP#_SL+1 must be a power of 2.

31.3.3.7.4 ADC Preprocessing Channel Start Address Register (ADC_PRPCHAN_SA)

This register contains the start address of PRP channel.

0x53FC_00EC (ADC_PRPCHAN_SA) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	PRP_CHAN_SA[22:16]						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PRP_CHAN_SA[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-67. ADC Preprocessing Channel Start Address Register (ADC_PRP_CHAN_SA)

Table 31-87. ADC_PRP_CHAN_SA Field Descriptions

Field	Description
31–23	Reserved
22–16 PRP_CHAN_SA	PRP start address. This field contains the start address of PRP channel. • In the case of full addressing display, start address is expressed in bytes. • In the case of XY addressing display, X is located in the bits [log_2(DISP#_SL+1)-1 : 0] and Y is located in the bits [22 : log_2(DISP#_SL+1)], where display stride line DISP#_SL+1 must be a power of 2.

31.3.3.7.5 ADC Post-Processing Channel Start Address Register (ADC_PPCHAN_SA)

This register contains the start address of PP channel.

0x53FC_00F0 (ADC_PPCHAN_SA) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	PP_START_TIME								PP_CHAN_SA[22:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PP_CHAN_SA[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-68. ADC Post-Processing Channel Start Address Register (ADC_PPCHAN_SA)

Table 31-88. ADC_PPCHAN_SA Field Descriptions

Field	Description
31–23 PP_START_TIME	Delay between display vertical synchronization pulse and start time point of system channel 1 window. The delay is defined in pairs of rows. It is used for tearing elimination.
22–16 PP_CHAN_SA[22:16]	PP start address. This field contains the start address of PP channel. • In the case of full addressing display, start address is expressed in bytes. • In the case of XY addressing display, X is located in the bits [log_2(DISP#_SL+1)-1 : 0] and Y is located in the bits [22 : log_2(DISP#_SL+1)], where display stride line DISP#_SL+1 must be a power of 2.

31.3.3.7.6 ADC Display 0 Configuration Register (ADC_DISP0_CONF)

This register contains configuration parameters for display 0.

0x53FC_00F4 (ADC_DISP0_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	MCU_DISP0_DATA_MAP	MCU_DISP0_DATA_WIDTH	DISP0_TYPE		DISP0_SL											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-69. ADC Display 0 Configuration Register (ADC_DISP0_CONF)

Table 31-89. ADC_DISP0_CONF Field Descriptions

Field	Description
31–16	Reserved
15 MCU_DISP0_DATA_MAP	Select data mapping rule used when the core accesses display 0. This field specifies data mapping rule in the DI used when the core accesses display 0. 0 Data mapping rule. 1 Command mapping rule.

Table 31-89. ADC_DISP0_CONF Field Descriptions (Continued)

Field	Description
14 MCU_DISP0_DATA_WIDTH	Generic data word width for display 0 access by the core. 0 16 bits 1 24 bits (in 32-bit word)
13–12 DISP0_TYPE	Display 0 addressing format. This field specifies display addressing format. Values: 00 Full addressing without byte enable 01 Full addressing with byte enable 10 XY addressing 11 Reserved
11–0 DISP0_SL	Display 0 stride line length minus 1. This field specifies the stride line length expressed in bytes for full addressing displays or in pixels for XY addressing displays.

31.3.3.7.7 ADC Display 0 Read Acknowledge Pattern Register (ADC_DISP0_RD_AP)

This register defines acknowledge word for reading data from display 0.

0x53FC_00F8 (ADC_DISP0_RD_AP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	DISP0_ACK_MAP	DISP0_ACK_PTRN[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DISP0_ACK_PTRN[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-70. ADC Display 0 Read Acknowledge Pattern Register (ADC_DISP0_RD_AP)

Table 31-90. ADC_DISP0_RD_AP Field Descriptions

Field	Description
31–25	Reserved
24 DISP0_ACK_MAP	Select data mapping rule for the acknowledge word. 0 data mapping rule 1 command mapping rule

Table 31-90. ADC_DISP0_RD_AP Field Descriptions (Continued)

Field	Description
23–0 DISP0_ACK_PTRN	Acknowledge pattern for display 0. This word is the acknowledge pattern expected for read operations from display 0.

31.3.3.7.8 ADC Display 0 Read Mask Register (ADC_DISP0_RDM)

This register contains mask word for masking data that are transferred from display 0.

0x53FC_00FC (ADC_DISP0_RDM) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	DISP0_MASK_ACK_DATA[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DISP0_MASK_ACK_DATA[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-71. ADC Display 0 Read Mask Register (ADC_DISP0_RDM)

Table 31-91. ADC_PRCHAN_SA Field Descriptions

Field	Description
31–24	Reserved
23–0 DISP0_MASK_ACK_DATA	Mask for display 0 read data.

31.3.3.7.9 ADC Display 0 Screen Size Register (ADC_DISP0_SS)

This register defines display 0 screen size.

0x53FC_0100 (ADC_DISP0_SS) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	SCREEN0_HEIGHT									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	SCREEN0_WIDTH									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-72. ADC Display 0 Screen Size Register (ADC_DISP0_SS)

Table 31-92. ADC_DISP0_SS Field Descriptions

Field	Description
31–26	Reserved
25–16 SCREEN0_HEIGHT	Display 0 screen height minus 1. This field contains total number of display rows (including vertical blanking intervals).
15–10	Reserved
9–0 SCREEN0_WIDTH	Display 0 screen width minus 1. This field contains total number of pixels in a display row (including horizontal blanking intervals).

31.3.3.7.10 ADC Display 1 Configuration Register (ADC_DISP1_CONF)

This register contains configuration parameters for display 1.

0x53FC_0104 (ADC_DISP1_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MCU_DISP1_DATA_MAP	MCU_DISP1_DATA_WIDTH	DISP1_TYPE		DISP1_SL											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-73. ADC Display 1 Configuration Register (ADC_DISP1_CONF)

Table 31-93. ADC_DISP1_CONF Field Descriptions

Field	Description
31–16	Reserved
15 MCU_DISP1_DATA_MAP	Select data mapping rule used when the core accesses display 1. This field specifies data mapping rule in the DI used when the core accesses display 1. 0 data mapping rule. 1 command mapping rule.
14 MCU_DISP1_DATA_WIDTH	Data word width for display 1 access by the core. 0 16 bits 1 24 bits (in 32-bit word)
13–12 DISP1_TYPE	Display 1 addressing format. This field specifies display addressing format. Values: 00 Full addressing without byte enable 01 Full addressing with byte enable 10 XY addressing 11 Reserved
11–0 DISP1_SL	Display 1 stride line length minus 1. This field specifies the stride line length expressed in bytes for full addressing displays or in pixels for XY addressing displays.

31.3.3.7.11 ADC Display 1 Read Acknowledge Pattern Register (ADC_DISP1_RD_AP)

This register defines acknowledge word for reading data from display 1.

0x53FC_0108 (ADC_DISP1_RD_AP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	DISP1_ACK_MAP	DISP1_ACK_PTRN[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DISP1_ACK_PTRN[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-74. ADC Display 1 Read Acknowledge Pattern Register (ADC_DISP1_RD_AP)

Table 31-94. ADC_DISP1_RD_AP Field Descriptions

Field	Description
31–25	Reserved
24 DISP1_ACK_MAP	Select data mapping rule for the acknowledge word. 0 data mapping rule. 1 command mapping rule.
23–0 DISP1_ACK_PTRN	Acknowledge pattern for display 1. This word is the acknowledge pattern expected for read operations from display 1.

31.3.3.7.12 ADC Display 1 Read Mask Register (ADC_DISP1_RDM)

This register contains mask word for masking data that are transferred from display 1.

0x53FC_010C (ADC_DISP1_RDM) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	DISP1_MASK_ACK_DATA[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DISP1_MASK_ACK_DATA[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-75. ADC Display 1 Read Mask Register (ADC_DISP1_RDM)

Table 31-95. ADC_DISP1_RDM Field Descriptions

Field	Description
31–24	Reserved
23–0 DISP1_MASK_ACK_DATA	Mask for display 1 read data.

31.3.3.7.13 ADC Displays 1 or 2 Screen Size Register (ADC_DISP12_SS)

This register defines displays 1 or 2 screen size. It is used for one of displays 1 or 2 when VSYNC synchronization is enabled for this display.

0x53FC_0110 (ADC_DISP12_SS) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	SCREEN12_HEIGHT									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	SCREEN12_WIDTH									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-76. ADC Displays 1 or 2 Screen Size Register (ADC_DISP12_SS)

Table 31-96. ADC_DISP12_SS Field Descriptions

Field	Description
31–26	Reserved
25–16 SCREEN12_HEIGHT	Display 1 or 2 screen height minus 1. This field contains total number of display rows (including vertical blanking intervals).
15–10	Reserved
9–0 SCREEN12_WIDTH	Display 1 or 2 screen width minus 1. This field contains total number of pixels in a display row (including horizontal blanking intervals).

31.3.3.7.14 ADC Display 2 Configuration Register (ADC_DISP2_CONF)

This register contains configuration parameters for display 2.

0x53FC_0114 (ADC_DISP2_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	MCU_DISP2_DATA_MAP	MCU_DISP2_DATA_WIDTH	DISP2_TYPE		DISP2_SL											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-77. ADC Display 2 Configuration Register (ADC_DISP2_CONF)

Table 31-97. ADC_DISP2_CONF Field Descriptions

Field	Description
31–16	Reserved
15 MCU_DISP2_DATA_MAP	Select data mapping rule used when the core accesses display 2. This field specifies data mapping rule in the DI used when the core accesses display 2. 0 data mapping rule 1 command mapping rule
14 MCU_DISP2_DATA_WIDTH	Data word width for display 2 access by the core 0 16 bits 1 24 bits (in 32-bit word)
13–12 DISP2_TYPE	Display 2 addressing format. This field specifies display addressing format. Values: 00 Full addressing without byte enable 01 Full addressing with byte enable 10 XY addressing 11 Reserved
11–0 DISP2_SL	Display 2 stride line length minus 1. This field specifies the stride line length expressed in bytes for full addressing displays or in pixels for XY addressing displays.

31.3.3.7.15 ADC Display 2 Read Acknowledge Pattern Register (ADC_DISP2_RD_AP)

This register defines the acknowledge word for reading data from display 2.

0x53FC_0118 (ADC_DISP2_RD_AP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	DISP2_ACK_MAP	DISP2_ACK_PTRN[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DISP2_ACK_PTRN[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-78. ADC Display 2 Read Acknowledge Pattern Register (ADC_DISP2_RD_AP)

Table 31-98. ADC_DISP1_RD_AP Field Descriptions

Field	Description
31–25	Reserved
24 DISP2_ACK_MAP	Select data mapping rule for the acknowledge word. 0 data mapping rule. 1 command mapping rule.
23–0 DISP2_ACK_PTRN	Acknowledge pattern for display 2. This word is the acknowledge pattern expected for read operations from display 2.

31.3.3.7.16 ADC Display 2 Read Mask Register (ADC_DISP2_RDM)

0x53FC_011C (ADC_DISP2_RDM) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	DISP2_MASK_ACK_DATA[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DISP2_MASK_ACK_DATA[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-79. ADC Display 2 Read Mask Register (ADC_DISP2_RDM)

Table 31-99. ADC_DISP2_RDM Field Descriptions

Field	Description
31–24	Reserved
23–0 DISP2_MASK_ACK_DATA	Mask for display 2 read data. This register contains mask word for masking data that are transferred from display 2.

31.3.3.7.17 ADC Displays Vertical Synchronization Register (ADC_DISP_VSYNC)

0x53FC_0120 (ADC_DISP_VSYNC) Access: User Read/Write



Figure 31-80. ADC Displays Vertical Synchronization Register (ADC_DISP_VSYNC)

Table 31-100. ADC_DISP_VSYNC Field Descriptions

Field	Description
31	Reserved
30 DISP12_VSYNC_WIDTH_L	Resolution of DISP0_VSYNC_WIDTH for displays 1 or 2. 0 in pixels 1 in lines
29–24 DISP12_VSYNC_WIDTH	VSYNC pulse width minus 1 for displays 1 or 2. This register contains number of pixels or lines according to DISP0_VSYNC_WIDTH_L definition between the posedge and negedge of VSYNC.
23	Reserved
22 DISP0_VSYNC_WIDTH_L	Resolution of DISP0_VSYNC_WIDTH for display 0 0 in pixels 1 in lines

Table 31-100. ADC_DISP_VSYNC Field Descriptions (Continued)

Field	Description
21–16 DISP0_VSYNC_WIDTH	VSYNC pulse width minus 1 for display 0. This register contains number of pixels or lines according to DISP0_VSYNC_WIDTH_L definition between the posedge and negedge of VSYNC.
15–6 DISP_LN_WT	Delay between the start point of the first sensor row and the VSYNC pulse of displays 0, 1 or 2 expressed in display rows.
5	Reserved
4 DISP12_VSYNC_SEL	Selection of display 1 or 2 to be in vertical synchronization mode with the corresponding parameters from the ADC_DISP12_SS and ADC_DISP_VSYNC registers. 0 select display 1 for vertical synchronization 1 select display 2 for vertical synchronization
3–2 DISP12_VSYNC_MODE	Displays 1 or 2 vertical synchronization mode. 00 Vertical synchronization disabled 01 ADC internal VSYNC generation 10 ADC internal VSYNC generation with synchronization to sensor VSYNC 11 External VSYNC generation (by display)
1–0 DISPL0_VSYNC_MODE	Display 0 vertical synchronization mode. 00 Vertical synchronization disabled 01 ADC internal VSYNC generation 10 ADC internal VSYNC generation with synchronization to sensor VSYNC 11 External VSYNC generation (by display)

31.3.3.8 DI Registers

31.3.3.8.1 DI Display Interface Configuration Register (DI_DISP_IF_CONF)

0x53FC_0124 (DI_DISP_IF_CONF) Access: User Read/Write



Figure 31-81. DI Display Interface Configuration Register (DI_DISP_IF_CONF)

Table 31-101. DI_DISP_IF_CONF Field Descriptions

Field	Description
31	Reserved
30–27 DISP012_DEAD_CLK_NUM	Number of dead clock cycles. Defines a number of dead cycles of the HSP_CLK clock inserted between accesses of two different displays or between two bursts transferred to/from a single display. 0000 4 dead cycles 0001 5 dead cycles .... 1111 19 dead cycles

Table 31-101. DI_DISP_IF_CONF Field Descriptions (Continued)

Field	Description
26 DISP3_CLK_IDLE	Display 3 interface clock idle enable. Enables/disables the display 3 clock when VSYNC is active. 0 Enable clock. 1 Disable clock.
25 DISP3_CLK_SEL	Select display 3 interface clock. Selects whether to enable or disable display clock when there is no data output. 0 Always enable clock even if there is no data output. 1 Disable clock when no data output.
24 DISP3_DATAMSK	Data mask for display 3. Enables/Disables the data output to zero for the Sharp TFT panel power-off sequence. 0 data is normal. 1 data always equals 0.
23–22	Reserved
21–20 DISP2_PAR_BURST_MODE	Display 2 parallel interface burst mode. Values: 00 Burst access mode with sampling by CS or R/W or ENABLE signals 01 Burst access mode with sampling by separate burst clock (BCLK) 10 Single access mode (all control signals are not active for one display interface clock after each display access) 11 Reserved
19–17 DISP2_IF_MODE	Display 2 interface mode. Values: 000 System 80 (type 1) parallel interface (sampling with CS signal) 001 System 80 (type 2) parallel interface (sampling with R/W signals) 010 System 68k (type 1) parallel interface (sampling with CS signal) 011 System 68k (type 2) parallel interface (sampling with ENABLE signal) 100 Serial 3-wire interface 101 Serial 4-wire interface 110 Serial 5-wire interface, RS is sampled with serial clock 111 Serial 5-wire interface, RS is sampled with CS signal
16 DISP2_EN	Display 2 enable. Enables/disables display 2. 0 Disable display 2. 1 Enable display 2.
15–14	Reserved
13–12 DISP1_PAR_BURST_MODE	Display 1 parallel interface burst mode. Values: 00 Burst access mode with sampling by CS or R/W or ENABLE signals 01 Burst access mode with sampling by separate burst clock (BCLK) 10 Single access mode (all control signals are not active for one display interface clock after each display access) 11 Reserved

Table 31-101. DI_DISP_IF_CONF Field Descriptions (Continued)

Field	Description
11–9 DISP1_IF_MODE	Display 1 interface mode. Values: 000 System 80 (type 1) parallel interface (sampling with CS signal) 001 System 80 (type 2) parallel interface (sampling with R/W signals) 010 System 68k (type 1) parallel interface (sampling with CS signal) 011 System 68k (type 2) parallel interface (sampling with ENABLE signal) 100 Serial 3-wire interface 101 Serial 4-wire interface 110 Serial 5-wire interface, RS is sampled with serial clock 111 Serial 5-wire interface, RS is sampled with CS signal
8 DISP1_EN	Display 1 enable. Enables/disables display 1. 0 Disable display 1. 1 Enable display 1.
7–5	Reserved
4–3 DISP0_PAR_BURST_MODE	Display 0 parallel interface burst mode. 00 Burst access mode with sampling by CS or R/W or ENABLE signals 01 Burst access mode with sampling by separate burst clock (BCLK) 10 Single access mode (all control signals are not active for one display interface clock after each display access) 11 Reserved
2–1 DISP0_IF_MODE	Display 0 interface mode 00 System 80 (type 1) parallel interface (sampling with CS signal) 01 System 80 (type 2) parallel interface (sampling with R/W signals) 10 System 68k (type 1) parallel interface (sampling with CS signal) 11 System 68k (type 2) parallel interface (sampling with ENABLE signal)
0 DISP0_EN	Display 0 enable. Enables/disables display 0. 0 Disable display 0. 1 Enable display 0.

31.3.3.8.2 DI Display Signals Polarity Register (DI_DISP_SIG_POL)

0x53FC_0128 (DI_DISP_SIG_POL) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	D2_BCLK_POL	D1_BCLK_POL	D0_BCLK_POL	D3_VSYNC_POL	D3_HSYNC_POL	D3_DRDY_SHARP_POL	D3_CLK_POL	D3_DATA_POL	D2_SER_RS_POL	D2_SD_CLK_POL	D2_SD_D_POL	D2_RD_POL	D2_WR_POL	D2_PAR_RS_POL	D2_CS_POL	D2_DATA_POL
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	D1_SER_RS_POL	D1_SD_CLK_POL	D1_SD_D_POL	D1_RD_POL	D1_WR_POL	D1_PAR_RS_POL	D1_CS_POL	D1_DATA_POL	0	D12_VSYNC_POL	D0_VSYNC_POL	D0_RD_POL	D0_WR_POL	D0_PAR_RS_POL	D0_CS_POL	D0_DATA_POL
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-82. DI Display Signals Polarity Register (DI_DISP_SIG_POL)

Table 31-102. DI_DISP_SIG_POL Field Descriptions

Field	Description
31 D2_BCLK_POL	Display parallel interface burst clock polarity for display 2. Sets the polarity of the IPP_DO_DISPB_BCLK output pin when accessing display 2. 0 Straight polarity. 1 Inverse polarity.
30 D1_BCLK_POL	Display parallel interface burst clock polarity for display 1. Sets the polarity of the IPP_DO_DISPB_BCLK output pin when accessing display 1. 0 Straight polarity. 1 Inverse polarity.
29 D0_BCLK_POL	Display parallel interface burst clock polarity for display 0. Sets the polarity of the IPP_DO_DISPB_BCLK output pin when accessing display 1. 0 Straight polarity. 1 Inverse polarity.
28 D3_VSYNC_POL	Vertical synchronization signal polarity for display 3. Sets the polarity of the IPP_DO_DISPB_D3_VSYNC output pin. 0 Active low. 1 Active high.

Table 31-102. DI_DISP_SIG_POL Field Descriptions (Continued)

Field	Description
27 D3_HSYNC_POL	Horizontal synchronization signal polarity for display 3. Sets the polarity of the IPP_DO_DISPB_D3_HSYNC output pin. 0 Active low. 1 Active high.
26 D3_DRDY_SHARP_POL	Output enable polarity or Sharp signals polarity (SPL, REV, CLS, PS) for display 3. Sets the polarity of the IPP_DO_DISPB_D3_DRDY, IPP_DO_DISPB_D3_CLS, IPP_DO_DISPB_D3_REV, IPP_DO_DISPB_D3_PS output pins. The IPP_DO_DISPB_D3_DRDY pin can be used both as the output enable signal or the PS signal. Timing diagrams of Sharp signals shown in the IPU electrical specification correspond to D3_DRDY_SHARP_POL = 0. 0 Active low (for output enable signal) or straight polarity for sharp signals. 1 Active high (for output enable signal) or inverse polarity for sharp signals.
25 D3_CLK_POL	Display interface clock polarity for display 3. Sets the polarity of the IPP_DO_DISPB_D3_CLK output pin. 0 Straight polarity. 1 Inverse polarity.
24 D3_DATA_POL	Data polarity for display 3. Sets the polarity of the IPP_DO_DISPB_DATA output pin and the IPP_IND_DISPB_DATA input pin when display 3 is accessed. 0 Straight polarity. 1 Inverse polarity.
23 D2_SER_RS_POL	Address bit polarity for the display 2 serial interface. Sets the polarity of the IPP_DO_DISPB_SER_RS output pin when display 2 is accessed via serial interface. 0 Straight polarity. 1 Inverse polarity.
22 D2_SD_CLK_POL	Serial interface clock polarity for display 2. Sets the polarity of the IPP_DO_DISPB_SD_CLK output pin. 0 Straight polarity. 1 Inverse polarity.
21 D2_SD_D_POL	Serial data polarity for display 2. Sets the polarity of the IPP_DO_DISPB_SD_D output pin and the IPP_IND_DISPB_SD_D input pin when display 2 is accessed via serial interface. 0 Straight polarity. 1 Inverse polarity.
20 D2_RD_POL	Write signal polarity for display 2. Sets the polarity of the IPP_DO_DISPB_RD output pin when display 2 is accessed. 0 Active low. 1 Active high.
19 D2_WR_POL	Write signal polarity for display 2. Sets the polarity of the IPP_DO_DISPB_WR output pin (for parallel interface) or the polarity of the write control bit in the output stream (for serial interface) when display 2 is accessed. 0 Active low. 1 Active high.

Table 31-102. DI_DISP_SIG_POL Field Descriptions (Continued)

Field	Description
18 D2_PAR_RS_POL	Address bit polarity for the display 2 parallel interface. Sets the polarity of the IPP_DO_DISPB_PAR_RS output pin when display 2 is accessed. 0 Straight polarity. 1 Inverse polarity.
17 D2_CS_POL	Chip select signal polarity for display 2. Sets the polarity of the IPP_DO_DISPB_D2_CS output pin. 0 Active low. 1 Active high.
16 D2_DATA_POL	Data polarity for display 2. Sets the polarity of the IPP_DO_DISPB_DATA output pin and the IPP_IND_DISPB_DATA input pin when display 2 is accessed. 0 Straight polarity. 1 Inverse polarity.
15 D1_SER_RS_POL	Address bit polarity for the display 1 serial interface. Sets the polarity of the IPP_DO_DISPB_SER_RS output pin when display 1 is accessed via serial interface. 0 Straight polarity. 1 Inverse polarity.
14 D1_SD_CLK_POL	Serial interface clock polarity for display 1. Sets the polarity of the IPP_DO_DISPB_SD_CLK output pin. 0 Straight polarity. 1 Inverse polarity.
13 D1_SD_D_POL	Serial data polarity for display 1. Sets the polarity of the IPP_DO_DISPB_SD_D output pin and the IPP_IND_DISPB_SD_D input pin when display 1 is accessed via serial interface. 0 Straight polarity. 1 Inverse polarity.
12 D1_RD_POL	Write signal polarity for display 1. Sets the polarity of the IPP_DO_DISPB_RD output pin when display 1 is accessed. 0 Active low. 1 Active high.
11 D1_WR_POL	Write signal polarity for display 1. Sets the polarity of the IPP_DO_DISPB_WR output pin (for parallel interface) or the polarity of the write control bit in the output stream (for serial interface) when display 1 is accessed. 0 Active low. 1 Active high.
10 D1_PAR_RS_POL	Address bit polarity for the display 1 parallel interface. Sets the polarity of the IPP_DO_DISPB_PAR_RS output pin when display 1 is accessed. 0 Straight polarity. 1 Inverse polarity.
9 D1_CS_POL	Chip select signal polarity for display 1. Sets the polarity of the IPP_DO_DISPB_D1_CS output pin. 0 Active low. 1 Active high.

Table 31-102. DI_DISP_SIG_POL Field Descriptions (Continued)

Field	Description
8 D1_DATA_POL	Data polarity for display 1. Sets the polarity of the IPP_DO_DISPB_DATA output pin and the IPP_IND_DISPB_DATA input pin when display 1 is accessed. 0 Straight polarity. 1 Inverse polarity.
7	Reserved
6 D12_VSYNC_POL	Vertical synchronization signal polarity for displays 1 and 2. Sets the polarity of the IPP_DO_DISPB_D12_VSYNC output pin and the IPP_IND_DISPB_D12_VSYNC input pin. 0 Active low. 1 Active high.
5 D0_VSYNC_POL	Vertical synchronization signal polarity for display 0. Sets the polarity of the IPP_DO_DISPB_D0_VSYNC output pin and the IPP_IND_DISPB_D0_VSYNC input pin. 0 Active low. 1 Active high.
4 D0_RD_POL	Write signal polarity for display 0. Sets the polarity of the IPP_DO_DISPB_RD output pin when display 0 is accessed. 0 Active low. 1 Active high.
3 D0_WR_POL	Write signal polarity for display 0. Sets the polarity of the IPP_DO_DISPB_WR output pin when display 0 is accessed. 0 Active low. 1 Active high.
2 D0_PAR_RS_POL	Address bit polarity for the display 0 parallel interface. Sets the polarity of the IPP_DO_DISPB_PAR_RS output pin when display 0 is accessed. 0 Straight polarity. 1 Inverse polarity.
1 D0_CS_POL	Chip select signal polarity for display 0. Sets the polarity of the IPP_DO_DISPB_D0_CS output pin. 0 Active low. 1 Active high.
0 D0_DATA_POL	Data polarity for display 0. Sets the polarity of the IPP_DO_DISPB_DATA output pin and the IPP_IND_DISPB_DATA input pin when display 0 is accessed. 0 Straight polarity. 1 Inverse polarity.

31.3.3.8.3 DI Serial Display 1 Configuration Register (DI_SER_DISP1_CONF)

This register defines serial mode for display 1.

0x53FC_012C (DI_SER_DISP1_CONF) Access: User Read/Write



Figure 31-83. DI Serial Display 1 Configuration Register (DI_SER_DISP1_CONF)

Table 31-103. DI_SER_DISP1_CONF Field Descriptions

Field	Description
31–25	Reserved
24 DISP1_SER_BURST_MODE	Burst mode enable. Enables burst mode when the display chip select remains active during whole burst transfer. In single access mode, the display chip select is not active between display accesses. 0 single access mode. 1 burst access mode.
23–21	Reserved
20–16 DISP1_SER_BIT_NUM	Output/input data bit number minus 1. Defines number of data bits per display access. Values: 000001 bit .... 1000118 bits (max)

Table 31-103. DI_SER_DISP1_CONF Field Descriptions (Continued)

Field	Description
15–8 DISP1_PREAMBLE	Preamble contents. If DISP1_PREAMBLE_LENGTH is less than 8, only DISP1_PREAMBLE_LENGTH least significant bits of DISP1_PREAMBLE are sent.
7	Reserved
6–4 DISP1_PREAMBLE_LENGTH	Preamble length minus 1 in bits (without RS and RW bits). Values: 000 1 bit .... 101 6 bits 110 7 bits 111 8 bits (max)
3	Reserved
2–1 DISP1_RW_CONFIG	Configuration of read/write (RW) control bit to be sent via serial interface. For 5-wire serial interface (when RS is send via a separate wire), the '01' and '10' values of DISP1_RW_CONFIG have same effect. Values: 00 No RW bit in serial interface output sequence 01 RW bit is sent after preamble and before RS bit 10 RW bit is sent after preamble and after RS bit 11 reserved
0 DISP1_PREAMBLE_EN	Preamble enable. 0 disable preamble 1 enable preamble

31.3.3.8.4 DI Serial Display 2 Configuration Register (DI_SER_DISP2_CONF)

This register defines serial mode for display 2.

0x53FC_0130 (DI_SER_DISP2_CONF) Access: User Read/Write



Figure 31-84. DI Serial Display 2 Configuration Register (DI_SER_DISP2_CONF)

Table 31-104. DI_SER_DISP2_CONF Field Descriptions

Field	Description
31–25	Reserved
24 DISP2_SER_BURST_MODE	Burst mode enable. Enables burst mode when the display chip select remains active during whole burst transfer. In single access mode, the display chip select is not active between display accesses. 0 single access mode. 1 burst access mode.
23–21	Reserved
20–16 DISP2_SER_BIT_NUM	Output/input data bit number minus 1. Defines number of data bits per display access. Values: 00000 1 bit .... 10001 18 bits (max)

Table 31-104. DI_SER_DISP2_CONF Field Descriptions (Continued)

Field	Description
15–8 DISP2_PREAMBLE	Preamble contents. If DISP2_PREAMBLE_LENGTH is less than 8, only DISP2_PREAMBLE_LENGTH least significant bits of DISP2_PREAMBLE are sent.
7	Reserved
6–4 DISP2_PREAMBLE_LENGTH	Preamble length minus 1 in bits (without RS and RW bits). Values: 000 1 bit .... 101 6 bits 110 7 bits 111 8 bits (max)
3	Reserved
2–1 DISP2_RW_CONFIG	Configuration of read/write (RW) control bit to be sent via serial interface. For 5-wire serial interface (when RS is send via a separate wire), the '01' and '10' values of DISP2_RW_CONFIG have same effect. Values: 00 No RW bit in serial interface output sequence 01 RW bit is sent after preamble and before RS bit 10 RW bit is sent after preamble and after RS bit 11 reserved
0 DISP2_PREAMBLE_EN	Preamble enable. 0 disable preamble 1 enable preamble

31.3.3.8.5 DI HSP_CLK Period Register (DI_HSP_CLK_PER)

This register defines HSP_CLK_PERIOD for the DI. It is used to hold the correct value of all the display clock rates display clock rates after the HSP_CLK rate has been changed on-the-fly. The core should program this value before HSP_CLK clock rate change. switch between the HSP_CLK_PERIOD_1 and HSP_CLK_PERIOD_2 values is performed on the HSP_CLK_PER_SEL signal from the Clock Controller.

0x53FC_0134 (DI_HSP_CLK_PER) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	HSP_CLK_PERIOD_2						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	HSP_CLK_PERIOD_1						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-85. DI HSP_CLK Period Register (DI_HSP_CLK_PER)

Table 31-105. DI_HSP_CLK_PER Field Descriptions

Field	Description
31–23	Reserved
22–16 HSP_CLK_PERIOD_2	HSP_CLK period option 2. This parameter contains integer part (bits [6:4]) and fractional part (bits [3:0]).
15–7	Reserved
6–0 HSP_CLK_PERIOD_1	HSP_CLK period option 1. This parameter contains integer part (bits [6:4]) and fractional part (bits [3:0]).

31.3.3.8.6 DI Display 0 Time Configuration Register 1 (DI_DISP0_TIME_CONF_1)

This register contains the first set of timing configuration parameters for display 0.

0x53FC_0138 (DI_DISP0_TIME_CONF_1) Access: User Read/Write



Figure 31-86. DI Display 0 Time Configuration Register 1 (DI_DISP0_TIME_CONF_1)

Table 31-106. DI_DISP0_TIME_CONF_1 Field Descriptions

Field	Description
31–22 DISP0_IF_CLK_DOWN_WR	Display 0 interface clock falling edge position for display write access. This parameter contains an integer part (bits 9:2) and a fractional part (bits 1:0). • The position value is a time interval between display write access start point and display 0 interface clock falling edge. • The actual position value is equal to CEIL[2*DISP0_IF_CLK_DOWN_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles). • The range of DISP0_IF_CLK_DOWN_WR should be from DISP0_IF_CLK_UP_WR+0.5*HSP_CLK_PERIOD_1(2) to DISP0_IF_CLK_PER_WR.
21–16 DISP0_IF_CLK_UP_WR[9:4]	

Table 31-106. DI_DISP0_TIME_CONF_1 Field Descriptions (Continued)

Field	Description
15–12 DISP0_IF_CLK_UP_WR[3:0]	Display 0 interface clock rising edge position for display write access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). The position is a time interval between display write access start point and display 0 interface clock rising edge. • The actual position value is equal to CEIL[2*DISP0_IF_CLK_UP_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles). • The range of DISP0_IF_CLK_UP_WR should be from 0 to DISP0_IF_CLK_PER_WR-0.5*HSP_CLK_PERIOD_1(2)
11–0 DISP0_IF_CLK_PER_WR	Display 0 interface clock period for display write access. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). • The actual value of the interface clock period is equal to CEIL[DISP0_IF_CLK_PER_WR/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

31.3.3.8.7 DI Display 0 Time Configuration Register 2 (DI_DISP0_TIME_CONF_2)

This register contains the second set of timing configuration parameters for display 0.

0x53FC_013C (DI_DISP0_TIME_CONF_2) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DISP0_IF_CLK_DOWN_RD										DISP0_IF_CLK_UP_RD[9:4]					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DISP0_IF_CLK_UP_RD[3:0]				DISP0_IF_CLK_PER_RD											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-87. DI Display 0 Time Configuration Register 2 (DI_DISP0_TIME_CONF_2)

Table 31-107. DI_DISP0_TIME_CONF_2 Field Descriptions

Field	Description
31–22 DISP0_IF_CLK_DOWN_RD	Display 0 interface clock falling edge position for display read access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1:0). The position value is a time interval between display read access start point and display 0 interface clock falling edge. • The actual position value is equal to CEIL[2*DISP0_IF_CLK_DOWN_RD/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. • The range of DISP0_IF_CLK_DOWN_RD should be from DISP0_IF_CLK_UP_RD+0.5*HSP_CLK_PERIOD_1(2) to DISP0_IF_CLK_PER_RD.
21–16 DISP0_IF_CLK_UP_RD[9:4]	Display 0 interface clock rising edge position for display read access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The position is a time interval between display read access start point and display 0 interface clock rising edge. • The actual position value is equal to CEIL[2*DISP0_IF_CLK_UP_RD/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP0_IF_CLK_UP_RD should be from 0 to DISP0_IF_CLK_PER_RD-0.5*HSP_CLK_PERIOD_1(2).
15–12 DISP0_IF_CLK_UP_RD[3:0]	
11–0 DISP0_IF_CLK_PER_RD	Display 0 interface clock period for display read access. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). • The actual value of the interface clock period is equal to CEIL[DISP0_IF_CLK_PER_RD/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

31.3.3.8.8 DI Display 0 Time Configuration Register 3 (DI_DISP0_TIME_CONF_3)

This register contains the third set of timing configuration parameters for display 0.

0x53FC_0140 (DI_DISP0_TIME_CONF_3) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	DISP0_RD_WAIT_ST		0	0	DISP0_READ_EN									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	DISP0_PIX_CLK_PER											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-88. DI Display 0 Time Configuration Register 3 (DI_DISP0_TIME_CONF_3)

Table 31-108. DI_DISP0_TIME_CONF_3 Field Descriptions

Field	Description
31–30	Reserved
29–28 DISP0_RD_WAIT_ST	Contains the number of wait states required to read data from the display. Values: 00 0 wait states 01 1 wait state 10 2 wait states 11 3 wait states
25–16 DISP0_READ_EN	Display 0 read point position. • The position is a time interval between display 0 read access start and data read points. This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The actual position value is equal to CEIL[DISP0_READ_EN/HSP_CLK_PERIOD_1(2) (in high speed clock (HSP_CLK) periods) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP0_READ_EN is from 0 to DISP0_IF_CLK_PER_RD.
15–12	Reserved
11–0 DISP0_PIX_CLK_PER	Display 0 pixel clock period. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). It defines fractional division ratio of the HSP_CLK clock for generation of the display 0 pixel clock. • The actual average value of the pixel clock period is equal to DISP0_PIX_CLK_PER/HSP_CLK_PERIOD_1(2) high speed clock (HSP_CLK) periods.

31.3.3.8.9 DI Display 1 Time Configuration Register 1 (DI_DISP1_TIME_CONF_1)

This register contains the first set of timing configuration parameters for display 1.

0x53FC_0144 (DI_DISP1_TIME_CONF_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DISP1_IF_CLK_DOWN_WR										DISP1_IF_CLK_UP_WR[9:4]					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DISP1_IF_CLK_UP_WR [3:0]				DISP1_IF_CLK_PER_WR											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-89. DI Display 1 Time Configuration Register 1 (DI_DISP1_TIME_CONF_1)

Table 31-109. DI_DISP1_TIME_CONF_1 Field Descriptions

Field	Description
31–22 DISP1_IF_CLK_DOWN_WR	Display 1 interface clock falling edge position for display write access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1:0). • The position value is a time interval between display write access start point and display 1 interface clock falling edge. • The actual position value is equal to CEIL[2*DISP1_IF_CLK_DOWN_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles). The range of DISP1_IF_CLK_DOWN_WR should be from DISP1_IF_CLK_UP_WR+0.5*HSP_CLK_PERIOD_1(2) to DISP1_IF_CLK_PER_WR.
21–16 DISP1_IF_CLK_UP_WR[9:4]	Display 1 interface clock rising edge position for display write access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The position is a time interval between display write access start point and display 1 interface clock rising edge. • The actual position value is equal to CEIL[2*DISP1_IF_CLK_UP_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles). The range of DISP1_IF_CLK_UP_WR should be from 0 to DISP1_IF_CLK_PER_WR-0.5*HSP_CLK_PERIOD_1(2).
15–12 DISP1_IF_CLK_UP_WR[3:0]	
11–0 DISP1_IF_CLK_PER_WR	Display 1 interface clock period for display write access. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). • The actual value of the interface clock period is equal to CEIL[DISP1_IF_CLK_PER_WR/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

31.3.3.8.10 DI Display 1 Time Configuration Register 2 (DI_DISP1_TIME_CONF_2)

This register contains the second set of timing configuration parameters for display 1.

0x53FC_0148 (DI_DISP1_TIME_CONF_2) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DISP1_IF_CLK_DOWN_RD										DISP1_IF_CLK_UP_RD[9:4]					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DISP1_IF_CLK_UP_RD [3:0]				DISP1_IF_CLK_PER_RD											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-90. DI Display 1 Time Configuration Register 2 (DI_DISP1_TIME_CONF_2)

Table 31-110. DI_DISP1_TIME_CONF_2 Field Descriptions

Field	Description
31–22 DISP1_IF_CLK_DOWN_RD	Display 1 interface clock falling edge position for display read access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1:0). • The position value is a time interval between display read access start point and display 1 interface clock falling edge. • The actual position value is equal to CEIL[2*DISP1_IF_CLK_DOWN_RD/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP1_IF_CLK_DOWN_RD should be from DISP1_IF_CLK_UP_RD+0.5*HSP_CLK_PERIOD_1(2) to DISP1_IF_CLK_PER_RD.
21–16 DISP1_IF_CLK_UP_RD[9:4]	Display 1 interface clock rising edge position for display read access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The position is a time interval between display read access start point and display 1 interface clock rising edge. • The actual position value is equal to CEIL[2*DISP1_IF_CLK_UP_RD/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP1_IF_CLK_UP_RD should be from 0 to DISP1_IF_CLK_PER_RD-0.5*HSP_CLK_PERIOD_1(2).
15–12 DISP1_IF_CLK_UP_RD[3:0]	
11–0 DISP1_IF_CLK_PER_RD	Display 1 interface clock period for display read access. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). • The actual value of the interface clock period is equal to CEIL[DISP1_IF_CLK_PER_RD/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

31.3.3.8.11 DI Display 1 Time Configuration Register 3 (DI_DISP1_TIME_CONF_3)

This register contains the third set of timing configuration parameters for display 1.

0x53FC_014C (DI_DISP1_TIME_CONF_3) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	DISP1_RD_WAIT_ST		0	0	DISP1_READ_EN									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	DISP12_PIX_CLK_PER											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-91. DI Display 1 Time Configuration Register 3 (DI_DISP1_TIME_CONF_3)

Table 31-111. DI_DISP1_TIME_CONF_3 Field Descriptions

Field	Description
31–30	Reserved
29–28 DISP1_RD_WAIT_ST	Contains the number of wait states required to read data from the display. Values: 00 0 wait states 01 1 wait state 10 2 wait states 11 3 wait states
25–16 DISP1_READ_EN	Display 1 read point position. • The position is a time interval between display 1 read access start and data read points. This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The actual position value is equal to CEIL[DISP1_READ_EN/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) periods) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP1_READ_EN is from 0 to DISP1_IF_CLK_PER_RD.
15–12	Reserved
11–0 DISP12_PIX_CLK_PER	Displays 1 and 2 pixel clock period. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). It defines fractional division ratio of the HSP_CLK clock for generation of the displays 1 and 2 pixel clock. • The actual average value of the pixel clock period is equal to DISP12_PIX_CLK_PER/HSP_CLK_PERIOD_1(2) high speed clock (HSP_CLK) periods.

31.3.3.8.12 DI Display 2 Time Configuration Register 1 (DI_DISP2_TIME_CONF_1)

This register contains the first set of timing configuration parameters for display 2.

0x53FC_0150 (DI_DISP2_TIME_CONF_1) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DISP2_IF_CLK_DOWN_WR								DISP2_IF_CLK_UP_WR[9:4]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DISP2_IF_CLK_UP_WR [3:0]				DISP2_IF_CLK_PER_WR											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-92. DI Display 2 Time Configuration Register 1 (DI_DISP2_TIME_CONF_1)

Table 31-112. DI_DISP2_TIME_CONF_1 Field Descriptions

Field	Description
31–22 DISP2_IF_CLK_DOWN_WR	Display 2 interface clock falling edge position for display write access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1:0). • The position value is a time interval between display write access start point and display 2 interface clock falling edge. • The actual position value is equal to CEIL[2*DISP2_IF_CLK_DOWN_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles). The range of DISP2_IF_CLK_DOWN_WR should be from DISP2_IF_CLK_UP_WR+0.5*HSP_CLK_PERIOD_1(2) to DISP2_IF_CLK_PER_WR.
21–16 DISP2_IF_CLK_UP_WR[9:4]	Display 2 interface clock rising edge position for display write access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The position is a time interval between display write access start point and display 2 interface clock rising edge. • The actual position value is equal to CEIL[2*DISP2_IF_CLK_UP_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles). The range of DISP2_IF_CLK_UP_WR should be from 0 to DISP2_IF_CLK_PER_WR-0.5*HSP_CLK_PERIOD_1(2).
15–12 DISP2_IF_CLK_UP_WR[3:0]	
11–0 DISP2_IF_CLK_PER_WR	Display 2 interface clock period for display write access. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). • The actual value of the interface clock period is equal to CEIL[DISP2_IF_CLK_PER_WR/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

31.3.3.8.13 DI Display 2 Time Configuration Register 2 (DI_DISP2_TIME_CONF_2)

This register contains the second set of timing configuration parameters for display 2.

0x53FC_0154 (DI_DISP2_TIME_CONF_2) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DISP2_IF_CLK_DOWN_RD										DISP2_IF_CLK_UP_RD[9:4]					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DISP2_IF_CLK_UP_RD [3:0]				DISP2_IF_CLK_PER_RD											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-93. DI Display 2 Time Configuration Register 2 (DI_DISP2_TIME_CONF_2)

Table 31-113. DI_DISP2_TIME_CONF_2 Field Descriptions

Field	Description
31–22 DISP2_IF_CLK_DOWN_RD	Display 2 interface clock falling edge position for display read access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1:0). • The position value is a time interval between display read access start point and display 2 interface clock falling edge. • The actual position value is equal to CEIL[2*DISP2_IF_CLK_DOWN_RD/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP2_IF_CLK_DOWN_RD should be from DISP2_IF_CLK_UP_RD+0.5*HSP_CLK_PERIOD_1(2) to DISP2_IF_CLK_PER_RD.
21–16 DISP2_IF_CLK_UP_RD[9:4]	Display 2 interface clock rising edge position for display read access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The position is a time interval between display read access start point and display 2 interface clock rising edge. • The actual position value is equal to CEIL[2*DISP2_IF_CLK_UP_RD/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP2_IF_CLK_UP_RD should be from 0 to DISP2_IF_CLK_PER_RD-0.5*HSP_CLK_PERIOD_1(2).
15–12 DISP2_IF_CLK_UP_RD[3:0]	
11–0 DISP2_IF_CLK_PER_RD	Display 2 interface clock period for display read access. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). • The actual value of the interface clock period is equal to CEIL[DISP2_IF_CLK_PER_RD/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

31.3.3.8.14 DI Display 2 Time Configuration Register 3 (DI_DISP2_TIME_CONF_3)

This register contains the third set of timing configuration parameters for display 2.

0x53FC_0158 (DI_DISP2_TIME_CONF_3) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	DISP2_RD_WAIT_ST		0	0	DISP2_READ_EN									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-94. DI Display 2 Time Configuration Register 3 (DI_DISP2_TIME_CONF_3)

Table 31-114. DI_DISP2_TIME_CONF_3 Field Descriptions

Field	Description
31–30	Reserved
29–28 DISP2_RD_WAIT_ST	Contains the number of wait states required to read data from the display. Values: 00 0 wait states 01 1 wait state 10 2 wait states 11 3 wait states
27–26	Reserved
25–16 DISP2_READ_EN	Display 2 read point position. • The position is a time interval between display 2 read access start and data read points. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The actual position value is equal to CEIL[DISP2_READ_EN/HSP_CLK_PERIOD_1(2)] (in high speed clock (HSP_CLK) periods) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP2_READ_EN is from 0 to DISP2_IF_CLK_PER_RD.
15–0	Reserved

31.3.3.8.15 DI Display 3 Time Configuration Register (DI_DISP3_TIME_CONF)

This register contains the first set of timing configuration parameters for display 3.

0x53FC_015C (DI_DISP3_TIME_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DISP3_IF_CLK_DOWN_WR										DISP3_IF_CLK_UP_WR[9:4]					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DISP3_IF_CLK_UP_WR [3:0]				DISP3_IF_CLK_PER_WR											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-95. DI Display 3 Time Configuration Register (DI_DISP3_TIME_CONF)

Table 31-115. DI_DISP3_TIME_CONF Field Descriptions

Field	Description
31–22 DISP3_IF_CLK_DOWN_WR	Display 3 interface clock falling edge position for display write access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1:0). • The position value is a time interval between display write access start point and display 3 interface clock falling edge. • The actual position value is equal to CEIL[2*DISP3_IF_CLK_DOWN_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP3_IF_CLK_DOWN_WR should be from DISP3_IF_CLK_UP_WR+0.5*HSP_CLK_PERIOD_1(2) to DISP3_IF_CLK_PER_WR.
21–16 DISP3_IF_CLK_UP_WR[9:4]	Display 3 interface clock rising edge position for display write access. • This parameter contains an integer part (bits 9:2) and a fractional part (bits 1: 0). • The position is a time interval between display write access start point and display 3 interface clock rising edge. • The actual position value is equal to CEIL[2*DISP3_IF_CLK_UP_WR/HSP_CLK_PERIOD_1(2)]/2 (in high speed clock (HSP_CLK) cycles) where CEIL(X) rounds the elements of X to the nearest integers towards infinity. The range of DISP3_IF_CLK_UP_WR should be from 0 to DISP3_IF_CLK_PER_WR-0.5*HSP_CLK_PERIOD_1(2).
15–12 DISP3_IF_CLK_UP_WR[3:0]	
11–0 DISP3_IF_CLK_PER_WR	Display 3 interface clock period for display write access. • This parameter contains an integer part (bits 11:4) and a fractional part (bits 3:0). It defines fractional division ratio of the HSP_CLK clock for generation of the displays 3 interface clock. • The actual average value of the interface clock period is equal to DISP3_IF_CLK_PER_WR/HSP_CLK_PERIOD_1(2) (in high speed clock (HSP_CLK) cycles).

31.3.3.8.16 DI Display 0 Data Byte 0 Mapping Register (DI_DISP0_DB0_MAP)

This register defines the masks and offsets of data byte 0 (least significant byte) for display 0.

0x53FC_0160 (DI_DISP0_DB0_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD00_OFFS2					MD00_OFFS1						MD00_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD00_M7		MD00_M6		MD00_M5		MD00_M4		MD00_M3		MD00_M2		MD00_M1		MD00_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-96. DI Display 3 Data Byte 0 Mapping Register (DI_DISP0_DB0_MAP)

Table 31-116. DI_DISP0_DB0_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD00_OFFS2	Offset in third clock cycle. This bit define the position of the byte most significant bit in the third clock cycle.
25–21 MD00_OFFS1	Offset in second clock cycle. This bit define the position of the byte most significant bit in the second clock cycle.
20–16 MD00_OFFS0	Offset in first clock cycle. This bit defines the position of the byte most significant bit in the first clock cycle.
15–14 MD00_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD00_M6	
11–10 MD00_M5	
9–8 MD00_M4	
7–6 MD00_M3	
5–4 MD00_M2	
3–2 MD00_M1	
1–0 MD00_M0	

31.3.3.8.17 DI Display 0 Data Byte 1 Mapping Register (DI_DISP0_DB1_MAP)

This register defines masks and offsets of data byte 1 (middle byte) for display 0.

0x53FC_0164 (DI_DISP0_DB1_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD01_OFFS2					MD01_OFFS1						MD01_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD01_M7		MD01_M6		MD01_M5		MD01_M4		MD01_M3		MD01_M2		MD01_M1		MD01_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-97. DI Display 0 Data Byte 1 Mapping Register (DI_DISP0_DB1_MAP)

Table 31-117. DI_DISP0_DB1_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD01_OFFS2	Offset in third clock cycle. This bit define the position of the byte most significant bit in the third clock cycle.
25–21 MD01_OFFS1	Offset in second clock cycle. This bit define the position of the byte most significant bit in the second clock cycle.
20–16 MD01_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MD01_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD01_M6	
11–10 MD01_M5	
9–8 MD01_M4	
7–6 MD01_M3	
5–4 MD01_M2	
3–2 MD01_M1	
1–0 MD01_M0	

31.3.3.8.18 DI Display 0 Data Byte 2 Mapping Register (DI_DISP0_DB2_MAP)

This register defines masks and offsets of data byte 2 (most significant byte) for display 0.

0x53FC_0168 (DI_DISP0_DB2_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD02_OFFS2					MD02_OFFS1						MD02_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD02_M7		MD02_M6		MD02_M5		MD02_M4		MD02_M3		MD02_M2		MD02_M1		MD02_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-98. DI Display 0 Data Byte 2 Mapping Register (DI_DISP0_DB2_MAP)

Table 31-118. DI_DISP0_DB2_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD02_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MD02_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MD02_OFFS0	Offset in first clock cycle. This bit defines the position of the byte most significant bit in the first clock cycle.

Table 31-118. DI_DISP0_DB2_MAP Field Descriptions (Continued)

Field	Description
15–14 MD02_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD02_M6	
11–10 MD02_M5	
9–8 MD02_M4	
7–6 MD02_M3	
5–4 MD02_M2	
3–2 MD02_M1	
1–0 MD02_M0	

31.3.3.8.19 DI Display 0 Command Byte 0 Mapping Register (DI_DISP0_CB0_MAP)

This register defines the masks and offsets of command byte 0 (least significant byte) for display 0.

0x53FC_016C (DI_DISP0_CB0_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC00_OFFS2					MC00_OFFS1						MC00_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC00_M7		MC00_M6		MC00_M5		MC00_M4		MC00_M3		MC00_M2		MC00_M1		MC00_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-99. DI Display 0 Command Byte 0 Mapping Register (DI_DISP0_CB0_MAP)

Table 31-119. DI_DISP0_CB0_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC00_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC00_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC00_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MC00_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC00_M6	
11–10 MC00_M5	
9–8 MC00_M4	
7–6 MC00_M3	
5–4 MC00_M2	
3–2 MC00_M1	
1–0 MC00_M0	

31.3.3.8.20 DI Display 0 Command Byte 1 Mapping Register (DI_DISP0_CB1_MAP)

This register defines masks and offsets of command byte 1 (middle byte) for display 0.

0x53FC_0170 (DI_DISP0_CB1_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC01_OFFS2					MC01_OFFS1						MC01_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC01_M7		MC01_M6		MC01_M5		MC01_M4		MC01_M3		MC01_M2		MC01_M1		MC01_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-100. DI Display 0 Command Byte 1 Mapping Register (DI_DISP0_CB1_MAP)

Table 31-120. DI_DISP0_CB1_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC01_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC01_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC01_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MC01_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC01_M6	
11–10 MC01_M5	
9–8 MC01_M4	
7–6 MC01_M3	
5–4 MC01_M2	
3–2 MC01_M1	
1–0 MC01_M0	

31.3.3.8.21 DI Display 0 Command Byte 2 Mapping Register (DI_DISP0_CB2_MAP)

This register defines masks and offsets of command byte 2 (most significant byte) for display 0.

0x53FC_0174 (DI_DISP0_CB2_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC02_OFFS2					MC02_OFFS1						MC02_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC02_M7		MC02_M6		MC02_M5		MC02_M4		MC02_M3		MC02_M2		MC02_M1		MC02_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-101. DI Display 0 Command Byte 2 Mapping Register (DI_DISP0_CB2_MAP)

Table 31-121. DI_DISP0_CB2_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC02_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC02_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC02_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.

Table 31-121. DI_DISP0_CB2_MAP Field Descriptions (Continued)

Field	Description
15–14 MC02_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC02_M6	
11–10 MC02_M5	
9–8 MC02_M4	
7–6 MC02_M3	
5–4 MC02_M2	
3–2 MC02_M1	
1–0 MC02_M0	

31.3.3.8.22 DI Display 1 Data Byte 0 Mapping Register (DI_DISP1_DB0_MAP)

This register defines the masks and offsets of data byte 0 (least significant byte) for display 1.

0x53FC_0178 (DI_DISP1_DB0_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD10_OFFS2					MD10_OFFS1						MD10_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD10_M7		MD10_M6		MD10_M5		MD10_M4		MD10_M3		MD10_M2		MD10_M1		MD10_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-102. DI Display 1 Data Byte 0 Mapping Register (DI_DISP1_DB0_MAP)

Table 31-122. DI_DISP1_DB0_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD10_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MD10_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MD10_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MD10_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD10_M6	
11–10 MD10_M5	
9–8 MD10_M4	
7–6 MD10_M3	
5–4 MD10_M2	
3–2 MD10_M1	
1–0 MD10_M0	

31.3.3.8.23 DI Display 1 Data Byte 1 Mapping Register (DI_DISP1_DB1_MAP)

This register defines masks and offsets of data byte 1 (middle byte) for display 1.

0x53FC_017C (DI_DISP1_DB1_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD11_OFFS2					MD11_OFFS1						MD11_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD11_M7		MD11_M6		MD11_M5		MD11_M4		MD11_M3		MD11_M2		MD11_M1		MD11_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-103. DI Display 1 Data Byte 1 Mapping Register (DI_DISP1_DB1_MAP)

Table 31-123. DI_DISP1_DB1_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD11_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MD11_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MD11_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MD11_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD11_M6	
11–10 MD11_M5	
9–8 MD11_M4	
7–6 MD11_M3	
5–4 MD11_M2	
3–2 MD11_M1	
1–0 MD11_M0	

31.3.3.8.24 DI Display 1 Data Byte 2 Mapping Register (DI_DISP1_DB2_MAP)

This register defines masks and offsets of data byte 2 (most significant byte) for display 1.

0x53FC_0180 (DI_DISP1_DB2_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD12_OFFS2					MD12_OFFS1						MD12_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD12_M7		MD12_M6		MD12_M5		MD12_M4		MD12_M3		MD12_M2		MD12_M1		MD12_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-104. DI Display 1 Data Byte 2 Mapping Register (DI_DISP1_DB2_MAP)

Table 31-124. DI_DISP1_DB2_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD12_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MD12_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MD12_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.

Table 31-124. DI_DISP1_DB2_MAP Field Descriptions (Continued)

Field	Description
15–14 MD12_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD12_M6	
11–10 MD12_M5	
9–8 MD12_M4	
7–6 MD12_M3	
5–4 MD12_M2	
3–2 MD12_M1	
1–0 MD12_M0	

31.3.3.8.25 DI Display 1 Command Byte 0 Mapping Register (DI_DISP1_CB0_MAP)

This register defines the masks and offsets of command byte 0 (least significant byte) for display 1.

0x53FC_0184 (DI_DISP1_CB0_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC10_OFFS2					MC10_OFFS1						MC10_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC10_M7		MC10_M6		MC10_M5		MC10_M4		MC10_M3		MC10_M2		MC10_M1		MC10_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-105. DI Display 1 Command Byte 0 Mapping Register (DI_DISP1_CB0_MAP)

Table 31-125. DI_DISP1_CB0_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC10_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC10_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC10_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MC10_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC10_M6	
11–10 MC10_M5	
9–8 MC10_M4	
7–6 MC10_M3	
5–4 MC10_M2	
3–2 MC10_M1	
1–0 MC10_M0	

31.3.3.8.26 DI Display 1 Command Byte 1 Mapping Register (DI_DISP1_CB1_MAP)

This register defines masks and offsets of command byte 1 (middle byte) for display 1.

0x53FC_0188 (DI_DISP1_CB1_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC11_OFFS2					MC11_OFFS1						MC11_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC11_M7		MC11_M6		MC11_M5		MC11_M4		MC11_M3		MC11_M2		MC11_M1		MC11_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-106. DI Display 1 Command Byte 1 Mapping Register (DI_DISP1_CB1_MAP)

Table 31-126. DI_DISP1_CB1_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC11_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC11_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC11_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MC11_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC11_M6	
11–10 MC11_M5	
9–8 MC11_M4	
7–6 MC11_M3	
5–4 MC11_M2	
3–2 MC11_M1	
1–0 MC11_M0	

31.3.3.8.27 DI Display 1 Command Byte 2 Mapping Register (DI_DISP1_CB2_MAP)

This register defines masks and offsets of command byte 2 (most significant byte) for display 1.

0x53FC_018C (DI_DISP1_CB2_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC12_OFFS2					MC12_OFFS1						MC12_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC12_M7		MC12_M6		MC12_M5		MC12_M4		MC12_M3		MC12_M2		MC12_M1		MC12_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-107. DI Display 1 Command Byte 2 Mapping Register (DI_DISP1_CB2_MAP)

Table 31-127. DI_DISP1_CB2_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC12_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC12_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC12_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.

Table 31-127. DI_DISP1_CB2_MAP Field Descriptions (Continued)

Field	Description
15–14 MC12_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC12_M6	
11–10 MC12_M5	
9–8 MC12_M4	
7–6 MC12_M3	
5–4 MC12_M2	
3–2 MC12_M1	
1–0 MC12_M0	

31.3.3.8.28 DI Display 2 Data Byte 0 Mapping Register (DI_DISP2_DB0_MAP)

This register defines the masks and offsets of data byte 0 (least significant byte) for display 2.

0x53FC_0190 (DI_DISP2_DB0_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD20_OFFS2					MD20_OFFS1						MD20_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD20_M7		MD20_M6		MD20_M5		MD20_M4		MD20_M3		MD20_M2		MD20_M1		MD20_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-108. DI Display 2 Data Byte 0 Mapping Register (DI_DISP2_DB0_MAP)

Table 31-128. DI_DISP2_DB0_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD20_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.

Table 31-128. DI_DISP2_DB0_MAP Field Descriptions (Continued)

Field	Description
25–21 MD20_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MD20_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MD20_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD20_M6	
11–10 MD20_M5	
9–8 MD20_M4	
7–6 MD20_M3	
5–4 MD20_M2	
3–2 MD20_M1	
1–0 MD20_M0	

31.3.3.8.29 DI Display 2 Data Byte 1 Mapping Register (DI_DISP2_DB1_MAP)

This register defines the masks and offsets of data byte 1 (middle byte) for display 2.

0x53FC_0194 (DI_DISP2_DB1_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD21_OFFS2					MD21_OFFS1						MD21_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD21_M7		MD21_M6		MD21_M5		MD21_M4		MD21_M3		MD21_M2		MD21_M1		MD21_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-109. DI Display 2 Data Byte 1 Mapping Register (DI_DISP2_DB1_MAP)

Table 31-129. DI_DISP2_DB1_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD21_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MD21_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MD21_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MD21_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD21_M6	
11–10 MD21_M5	
9–8 MD21_M4	
7–6 MD21_M3	
5–4 MD21_M2	
3–2 MD21_M1	
1–0 MD21_M0	

31.3.3.8.30 DI Display 2 Data Byte 2 Mapping Register (DI_DISP2_DB2_MAP)

This register defines the masks and offsets of data byte 2 (most significant byte) for display 2.

0x53FC_0198 (DI_DISP2_DB2_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MD22_OFFS2					MD22_OFFS1						MD22_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MD22_M7		MD22_M6		MD22_M5		MD22_M4		MD22_M3		MD22_M2		MD22_M1		MD22_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-110. DI Display 2 Data Byte 2 Mapping Register (DI_DISP2_DB2_MAP)

Table 31-130. DI_DISP2_DB2_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MD22_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MD22_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MD22_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MD22_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MD22_M6	
11–10 MD22_M5	
9–8 MD22_M4	
7–6 MD22_M3	
5–4 MD22_M2	
3–2 MD22_M1	
1–0 MD22_M0	

31.3.3.8.31 DI Display 2 Command Byte 0 Mapping Register (DI_DISP2_CB0_MAP)

This register defines masks and offsets of command byte 0 (least significant byte) for display 2.

0x53FC_019C (DI_DISP2_CB0_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC20_OFFS2					MC20_OFFS1						MC20_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC20_M7		MC20_M6		MC20_M5		MC20_M4		MC20_M3		MC20_M2		MC20_M1		MC20_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-111. DI Display 2 Command Byte 0 Mapping Register (DI_DISP2_CB0_MAP)

Table 31-131. DI_DISP2_CB0_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC20_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC20_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC20_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.

Table 31-131. DI_DISP2_CB0_MAP Field Descriptions (Continued)

Field	Description
15–14 MC20_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC20_M6	
11–10 MC20_M5	
9–8 MC20_M4	
7–6 MC20_M3	
5–4 MC20_M2	
3–2 MC20_M1	
1–0 MC20_M0	

31.3.3.8.32 DI Display 2 Command Byte 1 Mapping Register (DI_DISP2_CB1_MAP)

This register defines the masks and offsets of command byte 1 (middle byte) for display 2.

0x53FC_01A0 (DI_DISP2_CB1_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC21_OFFS2					MC21_OFFS1						MC21_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC21_M7		MC21_M6		MC21_M5		MC21_M4		MC21_M3		MC21_M2		MC21_M1		MC21_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-112. DI Display 2 Command Byte 1 Mapping Register (DI_DISP2_CB1_MAP)

Table 31-132. DI_DISP2_CB1_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC21_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.

Table 31-132. DI_DISP2_CB1_MAP Field Descriptions (Continued)

Field	Description
25–21 MC21_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC21_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MC21_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC21_M6	
11–10 MC21_M5	
9–8 MC21_M4	
7–6 MC21_M3	
5–4 MC21_M2	
3–2 MC21_M1	
1–0 MC21_M0	

31.3.3.8.33 DI Display 2 Command Byte 2 Mapping Register (DI_DISP2_CB2_MAP)

This register defines masks and offsets of command byte 2 (most significant byte) for display 2.

0x53FC_01A4 (DI_DISP2_CB2_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	MC22_OFFS2					MC22_OFFS1						MC22_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC22_M7		MC22_M6		MC22_M5		MC22_M4		MC22_M3		MC22_M2		MC22_M1		MC22_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-113. DI Display 2 Command Byte 2 Mapping Register (DI_DISP2_CB2_MAP)

Table 31-133. DI_DISP2_CB2_MAP Field Descriptions

Field	Description
31	Reserved
30–26 MC22_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 MC22_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 MC22_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 MC22_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 MC22_M6	
11–10 MC22_M5	
9–8 MC22_M4	
7–6 MC22_M3	
5–4 MC22_M2	
3–2 MC22_M1	
1–0 MC22_M0	

31.3.3.8.34 MDI Display 3 Byte 0 Mapping Register (DI_DISP3_B0_MAP)

This register defines the masks and offsets of data byte 0 (least significant byte) for display 3.

0x53FC_01A8 (DI_DISP3_B0_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	M30_OFFS2					M30_OFFS1						M30_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	M30_M7		M30_M6		M30_M5		M30_M4		M30_M3		M30_M2		M30_M1		M30_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-114. DI Display 3 Byte 0 Mapping Register (DI_DISP3_B0_MAP)

Table 31-134. DI_DISP3_B0_MAP Field Descriptions

Field	Description
31	Reserved
30–26 M30_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 M30_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 M30_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 M30_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 M30_M6	
11–10 M30_M5	
9–8 M30_M4	
7–6 M30_M3	
5–4 M30_M2	
3–2 M30_M1	
1–0 M30_M0	

31.3.3.8.35 DI Display 3 Byte 1 Mapping Register (DI_DISP3_B1_MAP)

This register defines masks and offsets of data byte 1 (middle byte) for display 3.

0x53FC_01AC (DI_DISP3_B1_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	M31_OFFS2					M31_OFFS1						M31_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	M31_M7		M31_M6		M31_M5		M31_M4		M31_M3		M31_M2		M31_M1		M31_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-115. DI Display 3 Byte 1 Mapping Register (DI_DISP3_B1_MAP)

Table 31-135. DI_DISP3_B1_MAP Field Descriptions

Field	Description
31	Reserved
30–26 M31_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.
25–21 M31_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 M31_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.

Table 31-135. DI_DISP3_B1_MAP Field Descriptions (Continued)

Field	Description
15–14 M31_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 M31_M6	
11–10 M31_M5	
9–8 M31_M4	
7–6 M31_M3	
5–4 M31_M2	
3–2 M31_M1	
1–0 M31_M0	

31.3.3.8.36 DI Display 3 Byte 2 Mapping Register (DI_DISP3_B2_MAP)

This register defines the masks and offsets of data byte 2 (most significant byte) for display 3.

0x53FC_01B0 (DI_DISP3_B2_MAP) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	M32_OFFS2					M32_OFFS1						M32_OFFS0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	M32_M7		M32_M6		M32_M5		M32_M4		M32_M3		M32_M2		M32_M1		M32_M0	
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 31-116. DI Display 3 Byte 2 Mapping Register (DI_DISP3_B2_MAP)

Table 31-136. DI_DISP3_B2_MAP Field Descriptions

Field	Description
31	Reserved
30–26 M32_OFFS2	Offset in third clock cycle. This bit defines the position of the byte most significant bit in the third clock cycle.

Table 31-136. DI_DISP3_B2_MAP Field Descriptions (Continued)

Field	Description
25–21 M32_OFFS1	Offset in second clock cycle. This bit defines the position of the byte most significant bit in the second clock cycle.
20–16 M32_OFFS0	Offset in first clock cycle. This bit define the position of the byte most significant bit in the first clock cycle.
15–14 M32_M7	Masks for bit 0 (least significant bit). These fields specify in which clock cycle the bit should be sent to the display. Values: 00 Enable in first clock cycle 01 Enable in second clock cycle 10 Enable in third clock cycle 11 Masked
13–12 M32_M6	
11–10 M32_M5	
9–8 M32_M4	
7–6 M32_M3	
5–4 M32_M2	
3–2 M32_M1	
1–0 M32_M0	

31.3.3.8.37 DI Display Access Cycles Count Register (DI_DISP_ACC_CC)

This register defines the number of display clock cycles required to output/input one pixel.

0x53FC_01B4 (DI_DISP_ACC_CC) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	DISP3_IF_CLK_CNT_D		DISP2_IF_CLK_CNT_C		DISP2_IF_CLK_CNT_D		DISP1_IF_CLK_CNT_C		DISP1_IF_CLK_CNT_D		DISP0_IF_CLK_CNT_C		DISP0_IF_CLK_CNT_D	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-117. DI Display Access Cycles Count Register (DI_DISP_ACC_CC)

Table 31-137. DI_DISP_ACC_CC Field Descriptions

Field	Description
31–14	Reserved
13–12 DISP3_IF_CLK_CNT_D	Display clock cycles number minus 1 for output/input one data word. This bit describe in which clock displayed bit is masked. Values: 00 1 clock cycle 01 2 clock cycles 10 3 clock cycles 11 4 clock cycles
11–10 DISP2_IF_CLK_CNT_C	Display clock cycles number minus 1 for output/input one data word. This bit describe in which clock displayed bit is masked. Values: 00 1 clock cycle 01 2 clock cycles 10 3 clock cycles 11 4 clock cycles
9–8 DISP2_IF_CLK_CNT_D	Display clock cycles number minus 1 for output/input one data word. This bit describe in which clock displayed bit is masked. Values: 00 1 clock cycle 01 2 clock cycles 10 3 clock cycles 11 4 clock cycles

Table 31-137. DI_DISP_ACC_CC Field Descriptions (Continued)

Field	Description
7–6 DISP1_IF_CLK_CNT_C	Display clock cycles number minus 1 for output/input one data word. This bit describe in which clock displayed bit is masked. Values: 00 1 clock cycle 01 2 clock cycles 10 3 clock cycles 11 4 clock cycles
5–4 DISP1_IF_CLK_CNT_D	Display clock cycles number minus 1 for output/input one data word. This bit describe in which clock displayed bit is masked. Values: 00 1 clock cycle 01 2 clock cycles 10 3 clock cycles 11 4 clock cycles
3–2 DISP0_IF_CLK_CNT_C	Display clock cycles number minus 1 for output one command word. This bit describe in which clock displayed bit is masked. Values: 00 1 clock cycle 01 2 clock cycles 10 3 clock cycles 11 4 clock cycles
1–0 DISP0_IF_CLK_CNT_D	Display clock cycles number minus 1 for output/input one data word. This bit describe in which clock displayed bit is masked. Values: 00 1 clock cycle 01 2 clock cycles 10 3 clock cycles 11 4 clock cycles

31.3.3.8.38 DI Display Low Level Access Configuration Register (DI_DISP_LLA_CONF)

This register defines properties of core low-level access to the smart display.

0x53FC_01B8 (DI_DISP_LLA_CONF) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	DRCT_BE_MODE	DRCT_MAP_DC	DRCT_LOCK	DRCT_DISP_NUM		DRCT_RS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-118. DI Display Low Level Access Configuration Register (DI_DISP_LLA_CONF)

Table 31-138. DI_DISP_LLA_CONF Field Descriptions

Field	Description
31–6	Reserved
5 DRCT_BE_MODE	Set byte enable mode for core low level access of the display. This bit sets byte enable mode for core low level access of the display. This mode is valid only for parallel display interfaces. In this mode, the byte enable signals of the IP bus interface, which are active while read/write from/to the DI_DISP_LLA_DATA Register are translated to the parallel display interface together with 16-bit least significant data bits. Eight most significant data bits are ignored. 0 switch off byte enable mode 1 switch on byte enable mode
4 DRCT_MAP_DC	Display mapping select. Selects display mapping for data or command. 0 Data 1 Command
3 DRCT_LOCK	Lock bit. When the DRCT_LOCK bit is set, the DI waits for data from the core. 0 Unlock 1 Lock

Table 31-138. DI_DISP_LLA_CONF Field Descriptions (Continued)

Field	Description
2–1 DRCT_DISP_NUM	The accessed display number. These bits describe which display now active. Values: 00 Display 0 01 Display 1 10 Display 2 11 Reserved
0 DRCT_RS	Command/data address signal to display. 0 RS is 0 1 RS is 1

31.3.3.8.39 DI Display Low Level Access Data Register (DI_DISP_LLA_DATA)

This register contain the data which is to be written to display or being read from display. To read the register, the following settings are required:

1. The HSP_CLK clock must be fed to the IPU.
2. The DI_EN bit in the IPU_CONF register must be set.
3. The DRCT_DISP_NUM parameter in the DI_DISP_LLA_CONF register must be set to select a display number (default =2'b00).
4. The DISP(x)_EN bit in the DI_DISP_IF_CONF register must be set that matches the DRCT_DISP_NUM setting (the other enables are a don't care).
5. All other parameters in the DI registers corresponding to the selected display must be properly configured.

0x53FC_01BC (DI_DISP_LLA_DATA) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	LLA_DATA[23:16]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	LLA_DATA[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-119. DI Display Low Level Access Data (DI_DISP_LLA_DATA)

Table 31-139. DI_DISP_LLA_DATA

Field	Description
31–24	Reserved
LLA_DATA[23:16]	Low level access data. This field contain the data of direct access of core (read/write).
LLA_DATA[15:0]	

31.3.3.8.40 IPU General Purpose Register (IPU_GP_REG)

This register contains general purpose bits.

0x53FC_0200 (IPU_GP_REG) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	IPU_GP_REG															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	IPU_GP_REG												BE_PIN_SEL	D2_BE_POL	D1_BE_POL	D0_BE_POL
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 31-120. DI Display Low Level Access Data (DI_DISP_LLA_DATA)

Table 31-140. DI_DISP_LLA_DATA

Field	Description
31–4 IPU_GP_REG	General purpose bits. Reserved for future use.
3 BE_PIN_SEL	This control bit enables 24bit interface with byte enable support
2 D2_BE_POL	This bit controls the polarity of the BE signal (be0 and be1) for display #2 0 Straight polarity. 1 Inverse polarity.
1 D1_BE_POL	This bit controls the polarity of the BE signal (be0 and be1) for display #1 0 Straight polarity. 1 Inverse polarity.
0 D0_BE_POL	This bit controls the polarity of the BE signal (be0 and be1) for display #0 0 Straight polarity. 1 Inverse polarity.

31.4 Functional Description

31.4.1 Camera Sensor Interface (CSI)

31.4.1.1 Block Diagram

The CSI Block Diagram is shown in Figure 31-121.



Figure 31-121. CSI Block Diagram

The CSI consists of the Interface Logic, the Data Packing Unit and the Sensor Interface Control. The CSI is controlled via the peripheral bus registers. All programming parameters for the CSI are double buffered with synchronous change at the frame start.

31.4.1.2 Sensor Image Frame Relations

Figure 31-122 illustrates the generalized relations between image frames produced by a sensor and accepted by the CSI. Generally, four frame definitions exist. The virtual frame A starts with the VSYNC signal.

The frame A includes the frame B. The HSYNC signal indicates boundaries of the frame B. The frame B includes both the active sensor frame C and blanking intervals. A size of the blanking intervals depends on sensor type and programming. The CSI selects a window (the frame D) inside the frame C by skipping rows and columns according to parameters defined in the CSI_OUT_FRM_CTRL Register. This scheme may be simpler for the specific sensor type. For example, the frames A and B or B and C can be equal.



Figure 31-122. Sensor Image Frames

31.4.1.3 Interface Logic

This submodule gets a sensor data from the SENSB bus. The Interface Logic supports required sensor interface protocol according to the CSI_SENS_CONF Register. It can operate in gated clock mode or non-gated clock mode or pseudo BT.656 mode. The master clock provided for sensor can be derived by bypassing the SENSB_SENS_CLK clock or by division of the HSP_CLK clock.

A data stream from the sensor sampled at the sensor clock is split by the CSI into four streams. The sampling rate in each of the streams is a quarter of the sensor clock rate. Data of each stream are synchronized to the high-speed processing clock (HSP_CLK). The synchronized streams are merged by the CSI to a single stream with the sampling rate being equal to the sensor clock rate.

Such solution requires that the maximal sensor clock rate must be less than the HSP_CLK rate. The next bottleneck is an external system memory throughput (including a DMA throughput) which limits sensor image writing speed. This limitation depends on load of the memory by other clients (the core, the system DMA controller etc.). The maximal sensor clock limitation has been checked for the following use case:

1. Viewfinder: No writing of whole sensor image to the system memory is performed at this step.
   Use case configuration:
   — Downsizing and color conversion—by the IPU

— QVGA smart display
— 4 Mpixel smart sensor @7.5fps

Video data flow:

— Sensor to IPU: 4 Mpixel,YUV 4:2:2, 7.5 fps (skipping frames)
— IPU to system memory (downsize and color conversion), QVGA, 7.5fps
— Memory to IPU (to display): QVGA, RGB 8:8:8, 7.5 fps
— IPU to display: QVGA,7.5 fps

2. Still image capture: To move the IPU to this step, the core has to stop the viewfinder task and to enable sensor data writing to the system memory.

   Use case configuration:

   — JPEG encoding – by the core
   — Compressed video stored in SD memory,
   — 4 Mpixel smart sensor

   Video data flow:

   — Sensor to IPU:4 Mpixels,YUV 4:2:2
   — IPU transfers uncompressed image data to memory
   — Memory to core for image processing (JPEG)
   — The core transfers compressed image data to system memory
   — Compressed image is moved to SD memory for storage

Memory bus load by clients other than the IPU limits the maximal speed sensor image capture at Step 2. If there is no memory accesses by other clients during capture the maximal sensor clock rate is 90 MHz (for the exact sensor size of 2504x1748 pixels). For specific scenario when the core or other clients access the system memory during sensor image capture, the maximal sensor rate will be lower than 90 MHz. The actual value of the maximal sensor clock rate depends on the memory bus load. The software should minimize this load as much as possible when data from a large sensor is captured.

31.4.1.4 Data Packing Unit

The pixel formats on the CSI output are YUV 4:4:4, RGB (8 or 10 bits per color component) or generic data (up to 16 bits per word aligned to the most significant bit). The Data Packing Unit collects color components of two adjacent pixels or eight bytes of generic data or four 16-bit words of generic data in a single 64-bit word. The packing is controlled via the CSI_SENS_CONF Register.

31.4.1.5 Sensor Interface Control

The Sensor Interface Control synchronizes the Interface Logic and the Data Packing Unit. It includes vertical and horizontal counters for support of frame selection function as shown in Figure 31-122. The unit generates the master clock to the sensor. The master clock frequency is programmable via the CSI_SENS_CONF Register.

The unit provides also the frame skipping function according to two separate skipping patterns - one for the encoder flow and the second - for the viewfinder flow. The patterns are programmed by the core and cyclically shifted at every frame start point.

In test mode, the Sensor Interface Control generates a test pattern which replaces a real sensor data. The test pattern is a chess field with white and programmable color squares. The color is defined via the CSI_TST_CTRL Register.

31.4.1.6 Non-contiguous Memory Buffers Support

The IPU allows to write large image data from a sensor to a non-contiguous buffer in the external memory. Data transfer to the external memory is performed via the CSI, the IC and the IDMAC. In order to provide non-contiguous buffer mode, the IPU software driver should define appropriate values of frame size in the CSI_ACT_FRM_SIZE Register and the corresponding DMA Channel Parameter Memory (for the DMAIC_7 channel - see Table 31-164). Frame width values must be equal both for the CSI and the IDMAC. Frame height value for the CSI should be a multiple of the frame height for the DMAIC_7 channel. The DMAIC_7 channel must be programmed in double buffer mode via the IPU_CHA_DB_MODE_SEL Register. Writing to the non-contiguous is accomplished as follows:

1. The core defines a base address of the buffer 0 for the DMAIC_7 channel (in the Channel Parameter Memory) and enables the channel. The core configures and enables the CSI and the IC.
2. The CSI starts to send the data via the IC to the IDMAC at beginning of the next sensor frame.
3. While the IDMAC fills the buffer 0, the core defines a base address of the buffer 1 for the DMAIC_7 channel.
4. If the IDMAC has finish to fill the buffer 0 and the sensor frame is not finished yet, the CSI sends a frame signal to the IDMAC to proceed with the buffer 1. Simultaneously, the IDMAC generates the DMAIC_7_EOF interrupt (see the IPU_INT_STAT_1 Register) to the core. The steps 4, 5 are repeated.
5. If the sensor frame is finished, the CSI sends the CSI_EOF interrupt (see the IPU_INT_STAT_3 Register) to the core.

31.4.1.7 Flash Strobe Generation

The CSI can generate a strobe for the external flash. The strobe parameters are defined in the CSI_FLASH_STROBE_1 and CSI_FLASH_STROBE_2 Registers. The core sets strobe start time, duration and polarity. Both parameters are expressed in rows. The start time range is from row 0 to row 8191. The maximal strobe duration is 65536 rows. After that core enables strobe generation.

The CSI waits for the start point of the next frame. The start point corresponds to the first HSYNC of the frame (top left corner of red frame in Figure 31-122). This point is defined for all types of sensors. The CSI counts pixels and sensor rows after frame start point. The row width (CSI_SENS_FRM_SIZE) is set in the CSI_SENS_FRM_SIZE Register. The row counter output is used to generate the strobe. To produce an additional strobe, the core has to enable it again.

31.4.1.8 Interlaced Sensor Format Support

For sensors produced image data in the interlaced format, the IPU firstly has to save the data to the external memory. There are two modes of sensor data IPU operation in this case:

1. Each field of the frame is stored in a separate frame buffer of the external memory. Conversion from the interlaced format to the progressive scan format should be done by software (if needed).
2. The IPU converts the interlaced format to the progressive scan format during writing to the external memory. This mode is active if the IC_TV_MODE bit in the CSI_OUT_FRM_CTRL Register is asserted.

31.4.2 Image Converter (IC)

31.4.2.1 Block Diagram

The IC Block Diagram is shown in Figure 31-123.



Figure 31-123. IC Block Diagram

The IC contains three processing sections: downsizing, main processing and rotation. The module is controlled via the peripheral bus registers. Some processing parameters should be written by the core to the Task Parameter Memory. Writing to the memory is performed via the CM (see Section 31.4.8, “Control Module (CM)”).

31.4.2.2 Processing tasks

Each of three processing section performs up to three processing tasks with time sharing:

1. Preprocessing task for encoding.
2. Preprocessing task for displaying image from sensor (viewfinder).
3. Postprocessing task.

The tasks are performed by single hardware. The core configures each task before enabling it. Tasks switching is transparent for the core. The time unit for task switching in the downsizing section corresponds to a processing time of one burst of eight pixels, in the main processing section - to a processing time of one image line, in the rotation section - to a processing time of one image frame.

All three tasks includes similar operations controlled by commands. Task configuring consists in definition of commands for each task as described in Table 31-141.

Table 31-141. Task Commands

Command code	Command	Processing unit	Command parameters	Description
EN	Task Enable	DSU, MPU		Task will enabled from next frame. Task 1 is preprocessing for encoding. Task 2 is preprocessing for viewfinder. Task 3 is postprocessing.
	Downsizing	DSU	Downsizing ratio (GCR)	Downsizing ratio 1:1, 2:1, 4:1
	Resizing	MPU	Resizing ratio (GCR)	Resizing ratio from 2:1 to 1:M Resizing ratio = N:M; M =2^13; N = floor(M*(SI-1)/(SO-1)); SI - input size; SO—output size
CSC1	Color space conversion 1	MPU	Color conversion coefficients and offsets (TPM)	Color conversion matrix 1
CSC2	Color space conversion 2	MPU	Color conversion coefficients and offsets (TPM)	Color conversion matrix 2 Used only for Task 2 and Task 3
GLOB_A	Global alpha	MPU		Used only for Task 2 and Task 3
CMB	Combining	MPU		Combining video with graphics. Used only for Task2 and Task3.

The core writes the commands to the IC_CONF Register. Because there is no double buffering for all the IC parameters, the core must disable a task before changing its parameters. After being disabled, the task is still allowed to complete its current frame execution. At frame finish, the IPU sends an interrupt to the core indicating that the core can change task parameters. The core enables the task again and task execution is resumed from start of the next frame.

31.4.2.3 Downsizing Section

The sensor data from the CSI is written into a FIFO located in the Input Buffer Memory. Depending on programmed processing flow, the FIFO data can be sent to the system memory via the IDMAC or straight forward to the Downsizing Unit. In the first case, the data is processed by the core and returned by the IDMAC to another FIFO located in the Input Buffer Memory.

For postprocessing, the IDMAC transfers a data from the system memory to the third FIFO. The data is read by the Downsizing Unit when the postprocessing is performed.

Each or three FIFOs has eight pages. Each page can store one burst of 4 words which corresponds to 8 pixels. The memory word width is 64 bits. Each memory word contains color components of two adjacent pixels or eight bytes of generic data (for example, Bayer). Generic data is always fed to preprocessing after transferring via the system memory and preliminary processing by the core. Access to the FIFOs is controlled by the Input Buffer Memory Control.

The Downsizing Unit performs averaging and decimation of image pixels both in horizontal and vertical directions according to the following equations:

$$HP_{R,c} = \frac{1}{DS\_R\_H} \sum_{k=0}^{DS\_R\_H-1} IP_{r+k,c}$$

$$VP_{R,C} = \frac{1}{DS\_R\_V} \sum_{l=0}^{DS\_R\_V-1} HP_{R,c+l}$$

where $IP_{r,c}$ - the input pixel, $HP_{R,c}$ - the pixel after horizontal downsizing, $VP_{R,C}$ - the pixel after vertical downsizing, DS_R_H and DS_R_V - the horizontal and vertical downsizing ratios according to the IC_PRP_ENC_RSC, IC_PRP_VF_RSC and IC_PP_RSC Registers. The final calculation result is rounded to 8 bits.

Each of three downsizing tasks processes the data by bursts of 8 pixels. Normally, the current task runs until emptying the corresponding input FIFO. After finishing burst processing, the Downsizing Unit may switch between the current task and another task with higher priority, if the Input Buffer Memory has received a burst for this new task.

Averaging is performed firstly in the horizontal direction. All color components of a pixel are processed in parallel. After horizontal averaging has finished for a single output pixel, the new pixel value is added to the corresponding pixel value of a temporary row derived from previous averaging steps. This provides vertical averaging of the pixels. The temporary row is stored in the Downsizing Temporary Memory. The memory word width matches one accumulated pixel width (36 bits). There are three temporary rows stored in this memory, one per downsizing task.

After vertical averaging has been finished, the output row is written to the Downsizing Output Memory. The memory word of 48 bits includes two output pixels. For each task, the memory has a double buffer of one row. When the Downsizing Unit fills the foreground part of the double buffer, the Main Processing Unit takes pair or pixels from the background part. After the new downsized row has been ready, the foreground and background memory pointers are swapped.

31.4.2.4 Main Processing Section

The Main Processing Unit reads pairs of pixels from the Downsizing Output Memory background part. It processes the complete pixel row for the current task and after that switches to another task if the input

data for this new task is ready. For each task, the Main Processing Unit is able to perform the following sequence of operations:

1. Horizontal flipping the image (optional) performed with reading from the Downsizing Output Memory. Flipping is enabled via the BAM parameter of the corresponding DMA channels (see Table 31-32 and Table 31-33) responsible for output of the task results. The preprocessing task for encoding uses the BAM parameter from the DMAIC_0 channel, the preprocessing task for the viewfinder (from the DMAIC_1 channel), the postprocessing task (from the DMAIC_2 channel).
2. Horizontal resizing by bilinear interpolation between two adjacent pixels received from the Downsizing Output Memory according to the equation:

$$HP_{R,c} = IP_{r,c} + RS\_C\_H \cdot (IP_{r+1,c} - IP_{r,c})$$

where RS_C_H - the current horizontal resizing coefficient. The calculation result is rounded to 8 bits. The resizing coefficient is calculated as

$$RS\_C\_H = \left(\sum_{k=0}^{R-1} RS\_R\_H \right) \bmod(8196)$$

where RS_R_H - the horizontal resizing ratio from the IC_PRP_ENC_RSC, IC_PRP_VF_RSC and IC_PP_RSC Registers. The RS_R_H parameter is equal to a numerator N of the resizing ratio N:M with M =2^13.

   The resulting row of the horizontal resizing is stored in the Task Parameter Memory.
3. Vertical resizing by bilinear interpolation between the current and previous results of horizontal resizing. Both current and previous results of horizontal resizing is stored in the Task Parameter Memory. Resizing is accomplished according to the equation:

$$VP_{R,C} = HP_{R,c} + RS\_C\_V \cdot (HP_{R,c+1} - HP_{R,c})$$

where RS_C_V - the current vertical resizing coefficient. The calculation result is rounded to 8 bits. The resizing coefficient is calculated as

$$RS\_C\_V = \left(\sum_{k=0}^{C-1} RS\_R\_V \right) \bmod(8196)$$

where RS_R_V - the horizontal resizing ratio from the IC_PRP_ENC_RSC, IC_PRP_VF_RSC and IC_PP_RSC Registers. The RS_R_V parameter is equal to a numerator N of the resizing ratio N:M with M =2^13.

At completion of vertical resizing, this row is updated—the current result of horizontal resizing replaces the previous one.

4. First color space conversion YUV to RGB or RGB to YUV with the conversion matrix CSC1. The conversion matrix coefficients are programmable. They are stored in the Task Parameter Memory. The conversion equations are:

$$Z_0 = 2^{SCALE-1} \cdot (X_0 \cdot C_{00} + X_1 \cdot C_{01} + X_2 \cdot C_{02} + A_0)$$
$$Z_1 = 2^{SCALE-1} \cdot (X_0 \cdot C_{10} + X_1 \cdot C_{11} + X_2 \cdot C_{12} + A_1)$$
$$Z_2 = 2^{SCALE-1} \cdot (X_0 \cdot C_{20} + X_1 \cdot C_{21} + X_2 \cdot C_{22} + A_2)$$

where for YUV to RGB: X_0=Y, X_1=U, X_2=V, Z_0=R, Z_1=G, Z_2=B,
for RGB to YUV: X_0=R, X_1=G, X_2=B, Z_0=Y, Z_1=U, Z_2=V.

All the parameters of the conversion matrix are written by the core to the Task Parameter Memory as shown in Table 31-28. The final calculation result is limited according to the SAT_MODE parameter and rounded to 8 bits.

5. Combining video with graphics. There are the following combining options:
   - local alpha blending,
   - global alpha blending,
   - use of key color.

   If both alpha blending and color keying are enabled, color keying has higher priority (graphic pixels of the key color are fully transparent independently on the alpha value).
   Combining mode is selected via the IC_CONF Register. The combining equation is:

$$OP = IGP \cdot \alpha + IVP \cdot (1 - \alpha)$$

where IGP - an input graphics pixel, IVP - an input video pixel, α=(A+floor(A/128))/256 - an alpha value, A - a global or local transparency parameter. The global A is written in the IC_CMBP_1 Register, the local A arrives together with the graphics pixel.

   A graphics pixel becomes transparent when color keying is enabled and a pixel color matches a key color (independently on an alpha parameter).

   The graphics data is read from a FIFO located in the Main Processing Memory. The FIFO contains eight pages of size of eight pixels. The graphics pixel format in the FIFO is RGB or RGBA or YUV 4:4:4 or YUVA. The graphics data is loaded by the IDMAC to the FIFO from the system memory.

6. Second color space conversion YUV to RGB or RGB to YUV with the conversion matrix CSC2. Typically this is color space conversion RGB to YUV. It is not performed if the first color space conversion or combining are disabled. This operation is designed for TV output. The conversion matrix coefficients are programmable with the same parameters and equation as the first color conversion.

All the operation are executed by an unified processing unit sequentially. Steps 1 and 2 cannot be interrupted by another task. All other steps can be interrupted by a task with higher priority if an input row is ready for this task. Preprocessing tasks priority is higher than postprocessing task priority.

The processing unit consists of three identical parts for each color component. All three color components are processed in parallel. Each of the processing operations can be enabled or disabled by an appropriate command according to.

The processing results are written to an output FIFO located in the Main Processing Output Memory row-by-row. The FIFO contains eight pages, each pages can include one pixel burst. The IDMAC transfers the output bursts to the system memory or to the asynchronous display. The Main Processing Memory contains three buffers for each tasks: the temporary row buffer, the graphics FIFO and the output FIFO. Each memory word (64 bits) stores two adjacent pixels in formats RGB or RGBA or YUV 4:4:4 or YUVA with 8 bits per color component.

31.4.2.5 Rotation Section

The rotation section includes the Rotation Memory which stores an input rectangular block of 8x8 pixels and an output FIFO containing four pages of 8 pixels each one. The Rotation Memory word width corresponds to two adjacent pixels - 48 bits. The input block is loaded to the memory by the IDMAC like to a FIFO.

The Rotation Unit rewrites pixels from the input block to the output FIFO with corresponding relocation of a pixel inside the block. Rotation and/or left/right flipping and/or up/down flipping are enabled separately for each of three tasks. Configuring the rotation and flipping options is performed via the BAM parameters of the corresponding DMA channels (see Table 31-32 and Table 31-33) responsible for task data input. The preprocessing task for encoding uses the BAM parameter from the DMAIC_10 channel, the preprocessing task for viewfinder - from the DMAIC_11 channel, the postprocessing task - from the DMAIC_13 channel.

Rotation and flip options are shown in Table 31-142.

Table 31-142. Rotation and Flip Options

ROT	FLR	FUD	Image
0	0	0	
0	0	1	
0	1	0	
0	1	1	

Table 31-142. Rotation and Flip Options (Continued)

ROT	FLR	FUD	Image
1	0	0	
1	0	1	
1	1	0	
1	1	1	

After finishing the rotation task, the IDMAC returns the output FIFO content to the system memory. When writing to the system memory, the IDMAC changes a location of the block relative to an input block location in order to provide proper rotation of the whole frame. Rotation tasks switching is performed after completion of rotation of the whole frame.

31.4.3 Post-Filter (PF)

31.4.3.1 Block Diagram

The PF Block Diagram is shown in Figure 31-124. The PF contains two execution units: the Mode Decision Unit and the Filter Arithmetic Unit. Both units share the Postfilter Memory. The Postfilter Flow Control synchronizes filter operations. The PF is controlled via the PF_CONF Register.



Figure 31-124. PF Block Diagram

31.4.3.2 Filter Algorithms

The PF performs postfiltering for the MPEG-4 (deblocking and deringing) or H.264 (deblocking) video compression standards. The PF has two corresponding operation modes. Mode is selected in the PF_CONF Register. Only one of the modes can be used at the moment. Mode can be changed after completion of frame processing. In each mode, the PF executes a sequence of tasks.

Filter input and output data has YUV 4:2:0 non-interleaved format. Every color component occupies one byte. Data allocation in the external memory is shown in Figure 31-125, Figure 31-126, and Figure 31-127.



Parameters for DMAPF_3 and DMAPF_6 channels:

EBA - External Base Address
SL - Stride Line - 1
FW - Y Frame Width - 1
FH - Y Frame Height - 1

Figure 31-125. Allocation of Y Input and Output Frame Buffer in Memory (Little Endian)



Parameters for DMAPF_4 and DMAPF_7 channels:

EBA - External Base Address
SL - Stride Line - 1
FW - Y Frame Width/2 - 1
FH - Y Frame Height/2 - 1

Figure 31-126. Allocation of U Input and Output Frame Buffer in Memory (Little Endian)



Parameters for DMAPF_5 and DMAPF_8 channels:

EBA - External Base Address
SL - Stride Line - 1
FW - Y Frame Width/2 - 1
FH - Y Frame Height/2 - 1

Figure 31-127. Allocation of V Input and Output Frame Buffer in Memory (Little Endian)

The IDMAC transfer separately each color component to the PF without any format conversion. Seven DMA channels service the PF in MPEG-4 mode: three input data channels for each color component, three output data channels for each color component, one parameter channel for MPEG-4 or two parameter channels for H.264. Filter input and output data is transferred to and from the PF without interleaving because the PF processes separately each color component frame in the Y->U->V order.

31.4.3.2.1 MPEG-4 Mode

In MPEG-4 the operation sequence is:

1. Deblocking of a Y component macroblock.
2. Deringing of the Y component macroblock.
3. Repeating steps 1, 2 until end of frame.
4. Deblocking of a U component macroblock.
5. Repeating step 4 until end of frame.
6. Deblocking of a V component macroblock.
7. Repeating step 6 until end of frame.

Both input, output and temporary data for the PF calculation is stored in the Postfilter Memory. The IDMAC accesses the memory to supply the input macroblock from the system memory or to put back the processed macroblock to the system memory. The Postfilter Memory word width is 64 bits. The memory stores one of Y or U or V pixel components at the moment (eight pixels per memory word). Memory mapping depends on operation mode.

For MPEG-4, there is five buffers in the Postfilter Memory: A, B, C, D and E. The buffer A is an input buffer with a maximum used size of 64x21 pixel. It consists of two pages. The buffers B and C are temporary buffers of a size of 18x16 pixels each one. The buffer D is a 32x4-pixels output buffer. The buffer E stores QP parameters.

The following processing steps are performed for Y color component (Figure 31-129 and Figure 31-130):

1. Initial step before processing a page: the first page of the buffer A contains two input non-shifted macroblocks, the buffer B, C and D contents are not specified.
2. Deblocking columns of the shifted macroblock 1:
   a) the macroblock 1 is read from the buffer A in the column order for mode decision and filtering,
   b) filter results are written to the buffer B in the column order,
3. Deblocking columns of the shifted macroblock 2:
   a) the macroblock 2 is read from the buffer A in the column order for mode decision and filtering,
   b) filter results are written to the buffer C in the column order.
4. Deblocking rows of the macroblock 1:
   a) the macroblock 1 is read from the buffer A in the row order for mode decision,
   b) the macroblock 1 is read from the buffer B in the row order for filtering,
   c) filter results are written to the buffer A in the row order,
5. Deblocking columns of the shifted macroblock 3:
   a) the macroblock 3 is read from the buffer A in the column order for mode decision and filtering,
   b) filter results are written to the buffer B in the column order,
6. Deblocking rows of the macroblock 2:
   c) the macroblock 2 is read from buffer A in the row order for mode decision,
   d) the macroblock 2 is read from buffer C in the row order for filtering,
   e) filter results are written to the buffer A in the row order,
7. Deringing:
   a) the first page of the buffer A contents are read in the row order for mode decision and filtering,
   b) filter results are written to the buffer D.
   c) the buffer D contents are moved to the system memory by the IDMAC.
   d) a new data is loaded to the first page of the buffer A instead of processed rows.
8. Toggle a page pointer in buffer A and return to the step 2.

Macroblock QP parameters are calculated by the core. They should be stored in the external memory in the same order as pixel data (see Figure 31-128). Each QP parameters occupies 6 LSB bits in a byte (see Table 31-143).



sl - stride line



Parameters for DMAPF_0 channel:

EBA - External Base Address
SL - Stride Line - 1
FW - Y Frame Width/16 - 1
FH - Y Frame Height/16 - 1

Figure 31-128. QP Parameters Allocation in the System Memory

Table 31-143. QP Parameter Format

bit	7							0
contents	X	QP						

For the U and V color components, the same algorithm is used excluding deringing step. Additionally, each deblocking step described above means simultaneous processing four neighboring shifted macroblocks of the U or V component.



Figure 31-129. Processing Flow for Y Component in MPEG-4 Mode (Part 1)



Figure 31-130. Processing Flow for Y Component in MPEG-4 Mode (Part 2)

31.4.3.2.2 H.264 Mode

For H.264 mode, the operation sequence does not include deringing task:

1. Deblocking of a Y component macroblock.
2. Repeating steps 1 until end of frame.
3. Deblocking of a U component macroblock.
4. Repeating step 3 until end of frame.
5. Deblocking of a V component macroblock.

6. Repeating step 5 until end of frame.

There is three buffers in the Postfilter Memory: A, B and C. The buffer A is an input buffer with a maximal used size of 64x20 pixel. It consists of two pages. The buffer B stores BS parameters. The buffer C stores QP parameters and filter offsets.

The following processing steps are performed (Figure 31-134 and Figure 31-135):

1. Initial step before processing a page: the first page of the buffer A contains two input non-shifted macroblocks.
2. Deblocking rows of the macroblock 1:
   a) the macroblock 1 is read from the buffer A in the row order for mode decision and filtering,
   b) filter results are written to the buffer A in the row order,
3. Deblocking columns of the macroblock 1:
   a) the macroblock 1 is read from the buffer A in the column order for mode decision and filtering,
   b) filter results are written to the buffer A in the column order.
4. Deblocking rows of the macroblock 2:
   a) the macroblock 2 is read from the buffer A in the row order for mode decision and filtering,
   b) filter results are written to the buffer A in the row order,
5. Deblocking columns of the macroblock 2:
   a) the macroblock 2 is read from the buffer A in the column order for mode decision and filtering,
   b) filter results are written to the buffer A in the column order.
6. Deblocking rows of the macroblock 3:
   c) the macroblock 3 is read from buffer A in the row order for mode decision and filtering,
   d) filter results are written to the buffer A in the row order,
   e) the first page of the buffer A contents are moved to the system memory by the IDMAC.
7. Toggle a page pointer in buffer A and return to the step 2.

Eight DMA channels service the PF in H.264 mode: three input data channels for each color component, three output data channels for each color component and two parameter channel. The DMAPF_0 parameter channel supplies the Quantization Parameter for luma (QP), Quantization Parameter for Chroma (QPC), Filter Offset A (FOA) and Filter Offset B (FOB) parameters. The DMAPF_1 parameter channel supplies BS parameters for each macroblock.

The QP, QPC, FOA, FOB parameters are packed into a 32-bit word as shown in Table 31-144. The DMAPF_0 channel should read these parameters with BPP corresponding to 32.

Table 31-144. QP, QPC, FOA, FOB Parameters Format in the External Memory (Little Endian)

bit	31	28 … 24	23	20 … 16	15	13 … 8	7	5 … 0
contents	X	FOB	X	FOA	X	QPC	X	QP

The QP parameter is an unsigned integer, assuming values from 0 to 51 (6 bits). The QPC parameter is an unsigned integer, assuming values from 0 to 39 (6 bits). The FOA and FOB parameters are signed integers,

assuming values from -12 to 12 (5 bits) in 2’s complement representation. The parameters has to be written to the external memory as shown in Figure 31-131.



Parameters for DMAPF_0 channel:

EBA - External Base Address
SL - Stride Line - 1
FW - Y Frame Width/16 - 1
FH - Y Frame Height/16 - 1

Figure 31-131. QP, QPC, FOA, FOB Parameters Allocation in the System Memory (Little Endian)

The BS parameters are calculated by the core. There are two BS parameters for each 4x4 pixel block - for left block edge (BSL) and for upper block edge (BSU) (see Figure 31-132). Both parameters are stored as a single BSB parameter occupied one byte in the memory (see Table 31-143). The BSB parameters should be stored in the external memory in the same order as pixel data (see Figure 31-133).



Figure 31-132. BSB Parameter Definition

Table 31-145. BSB Parameter Format

bit	7			0
contents	X	BSU	X	BSL



Parameters for DMAPF_1 channel:

EBA - External Base Address
SL - Stride Line - 1
FW - Y Frame Width/4 - 1
FH - Y Frame Height/4 - 1

Figure 31-133. BSB Parameters Allocation in the System Memory (Little Endian)



Figure 31-134. Processing Flow for H.264 (First Line of Frame)



Figure 31-135. Processing Flow for H.264 (All Lines of the Frame Excluding the First)

31.4.3.3 Mode Decision Unit

The Mode Decision Unit is responsible for selection of a filter type to be used for calculation of the given output pixel. The unit reads and analyzes a row or a column of macroblock pixels. The analysis includes a number of steps (from 1 to 3 steps for MPEG-4 deblocking, from 1 to 4 steps for MPEG-4 deringing and for H.264 deblocking). At the finish step, the type of the filter to be applied is selected. The most of data path submodules in the Mode Decision Unit are reused for all tasks and operation modes. The analysis is controlled by tables defining a sequence of steps. For each algorithm, a specific control table is used.

31.4.3.4 Filter Arithmetic Unit

The derived filter number is fed to the Filter Arithmetic Unit which performs calculation of a single filter output in one clock cycle for MPEG-4 mode and in one or two clock cycles in H.264 mode. The unit The same filter data path are used for all operation modes. The difference between modes is reflected by separate control which defines a filter length and filter coefficients according to the selected filter type.

31.4.3.5 Postfilter Flow Control

The Postfilter Flow Control contains a set of finite state machines for each of performed tasks. An appropriate task state machine is invoked by the task control finite state machine according to the selected operation mode (MPEG-4 or H.264) and the current processing stage (deblocking or deringing, color component). The operation mode is selected via the PF_CONF Register.

In MPEG-4 mode, the software driver can request execution of only deblocking or only deringing or both of them. If just deringing is performed, only Y color component is processed.

In H.264 mode, the PF can operate with pauses. The core performs decoding in software. Decoder intermediate results should be processed by the PF. The PF output is sent back to the core to proceed decoding of the next frame. PF operation pauses allow parallel work of the core and the PF.

In this case, the core processes a portion of the frame (for example, a half). After that, it defines the number of rows to be processed by the PF (via programming the H264_Y_PAUSE_ROW parameter in the PF_CONF Register) and enables the postfilter task The PF performs processing of the Y component frame until the desired row and stops after that. The core updates the H264_Y_PAUSE_ROW parameter on readiness of the next frame portion. The PF resumes operation. After finishing the whole Y component frame, the PF processes the U and V component frames without pauses.

31.4.4 Synchronous Display Controller (SDC)

31.4.4.1 Block Diagram

The SDC Block Diagram is shown in Figure 31-136. The SDC data path includes the Synchronous Display Buffer Memory, the Combining Unit, the Cursor Generator and the Synchronous Display Adapter.

The Parameter Buffer is used for double buffering of all the parameters received from the configuration registers and synchronous their change on frame boundaries. The Synchronous Display Adapter provides the required timing control and display signal interface for VSYNC, HSYNC, etc.



Figure 31-136. SDC Block Diagram

31.4.4.2 Input Data Formats

The pixel data to be displayed is written to the Synchronous Display Buffer Memory. There are two FIFO in the memory - for background and foreground planes.

Each FIFO contains sixteen pages, the page size is eight 64-bit words. Each word contains two color pixels in the RGBA/YUVA formats or eight 8-bits monochrome pixels or four 8-bits monochrome graphics pixels with four 8-bits alpha parameters. Table 31-146 shows used pixel formats and burst sizes.

Table 31-146. Supported Pixel Formats and Bursts

Pixel Format		Number of Pixels in 8-Word AHB Burst	Internal IPU 32-Bits Word Format	AHB Burst Parameters		Internal IPU Burst Parameters		Max Page Size in Pixels
Type	Bits Per Pixel			Burst length, 32-bits words	Number of Bursts Per Page	Burst Length, 32-Bits Words	Number of Bursts Per Page	
Mono-chrome video	8	32	$D_3D_2D_1D_0$(8888)	8-9	1	8	1	32
Mono-chrome graphics	16	16	$D_1A_1D_0A_0$(8888)	8-9	1	8	1	16
Color video or graphics	4	64	RGBA(8888)	1-2	1	8	1	8
	8	32	RGBA(8888)	2-3	1	8	1	8
	16	16	RGBA(8888)	4-5	1	8	1	8
	32	8	RGBA(8888)	8-9	2	8	1	8

Additionally, one 64-bits mask word is stored in a register. The mask is used for disabling some regions in the display window. This provides windowing function for smart displays with a synchronous interface.

31.4.4.3 Displayed Planes

Figure 31-137 shows the planes displayed on a synchronous display. There are foreground and background planes. A background frame position (BGXP and BGYP) defined relative to the VSYNC start point and a whole screen size (SCREEN_WIDTH and SCREEN_HEIGHT) are set via the SDC_BG_POS, SDC_HOR_CONF and SDC_VER_CONF Registers correspondingly. A foreground frame position (BGXP and BGYP) defined relative to the VSYNC start point is set via the SDC_FG_POS Register. Sizes of both planes are set by programming the corresponding IDMAC channels (see Table 31-29 through Table 31-33).



Figure 31-137. Displayed Planes

One of the planes can be graphics, another plane displays video. Selection of the graphics plane can be done via the SDC_COM_CONF Register.

Cursor position and parameters are set in the SDC_CUR_POS, SDC_CUR_BLINK_PWM_CTRL and SDC_CUR_MAP Registers.

The SDC is able to provide the windowing function on displays that have data enable control. This is achieved by masking of some screen regions according to a 1-bit/pixel mask prepared by core software. When the mask value is zero, the corresponding both background, foreground and cursor pixels are not displayed. This feature can be used for dual-port smart displays.

For memory-less displays, both foreground and background planes are sent to the display every refresh cycle. For dual-interface smart displays, data transfer depends on changes in plane and cursor positions, arriving of a new data, combining parameters and cursor parameters. If no data or parameters are changed, transfer to the display is not performed at the current refresh cycle. If only the foreground plane data and/or combining parameters have been changed, the foreground data and underlying background plane part are transferred to the display at the current refresh cycle. In all other cases, both foreground and background planes are send to the display.

31.4.4.4 Combining Unit

The Combining Unit performs combining foreground and background planes. The background plane may be a video image while the foreground plane is a graphics image or vice versa.

There are the following combining options:

- local alpha blending,
- global alpha blending,
- use of key color.

Combining mode is selected via the SDC_COM_CONF Register. The combining equation is:

$$OP = IGP \cdot \alpha + IVP \cdot (1 - \alpha)$$

where IGP - an input graphics pixel, IVP - an input video pixel, α=(A+floor(A/128))/256 - an alpha value, A - a global or local transparency parameter. The global A is written in the SDC_GRAPH_WIND_CTRL Register, the local A arrives together with the graphics pixel.

A graphics pixel becomes transparent when color keying is enabled and a pixel color matches a key color (independently on an alpha parameter).

Combining takes 3 cycles per color pixel or 1 cycle per monochrome pixel. The Combining Unit outputs 24-bit words in the RGB/YUV format for color pixels or 8-bit words for monochrome pixels.

31.4.4.5 Cursor Generator

The Combining Unit output is passes through the Cursor Generator. Cursor size and position are set via the SDC_CUR_POS Register, a cursor color - via the SDC_CUR_MAP register. Different logic functions of combining the cursor with the image are supported as defined by the SDC_COM_CONF register. The cursor can be blinking as defined by the SDC_CUR_BLINK_PWM_CTRL register.

31.4.4.6 Display Refresh Rate

The SDC_HOR_CONF and SDC_VER_CONF registers define screen width and screen height in pixels, the DI_DISP3_TIME_CONF registers defines the synchronous display (display 3) clock period, and the DI_DISP_ACC_CC Register defines the number of display clock cycles in one pixel clock cycle.

The display refresh rate is as follows:

$F_{REF} = F_{HSP} / ((SCREEN\_WIDTH+1) * (SCREEN\_HEIGHT+1) * (DISP3\_IF\_CLK\_PER\_WR / HSP\_CLK\_PERIOD1,2) * (DISP3\_ IF\_ CLK\_ CNT\_ D+1))$

31.4.5 Asynchronous Display Controller (ADC)

31.4.5.1 Block Diagram

The ADC Block Diagram is shown in Figure 31-138.



Figure 31-138. ADC Block Diagram

Data to be written/read to/from a smart display or a graphics controller arrives from/to the IDMAC or directly from/to the core. The data is temporarily stored in the Asynchronous Display Buffer Memory. The Access Control manages the generation of display commands and the combining of command and data is done by the Data and Command Combiner. The Asynchronous Display Adapter controls display frame timings and provides interface to the DI.

The ADC is able to support up to three smart displays simultaneously with time multiplexed access.

All ADC control registers are not double buffered, meaning that for reprogramming the access channels or the display parameters, the core should wait for the DMA channel to complete its current frame transfer.

31.4.5.2 Display Access Modes

There are two display types to be supported. For the first type, display addressing is done by pointing the corresponding X, Y coordinates. For the second type, the full linear address is sent to the display. The

display type is selected via the DISP#_TYPE parameter in the ADC_DISP0_CONF - ADC_DISP2_CONF Registers.

The data to be sent to the display can be treated by the IPU as pixels or a generic data with a word width of 16 or 24 bits (packed in a 32-bit word).

There are three possible sources of display data. the system memory, internal IPU processing parts (preprocessing and postprocessing) and the core (direct access to the display).

Five access channels allow to support up to five windows on different displays:

1. System memory channel 1 which can be configured for write or read access
2. System memory channel 2 which can be configured for write or read access
3. Preprocessing channel for write access (internal transfer of data for viewfinder application)
4. Postprocessing channel for write access (internal transfer of data with bypass of the system memory)
5. Core direct access channel

Each of five windows may be displayed on one of three displays.

The ADC supports the display access modes listed in Table 31-147.

Table 31-147. Asynchronous Display Access Modes

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
X,Y addressing, 6/8/9/12/16/18-bit interface	System memory	command buffer	write	32[1]-bit pixel data	up to 24-bit pixel data, data/command mapping format, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
				16-bit generic data	16-bit generic data, data/command mapping format, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 010
				32[2]-bit generic data	24-bit generic data, data/command mapping format, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 000
				16-bit command (in 32-bit word)	up to 16-bit command, command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 010, even NPB+1
				32-bit command	up to 24-bit command, command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 000

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
X,Y addressing, 6/8/9/12/16/18-bit interface	System memory	template	write, read	32-bit pixel data	up to 24-bit pixel data, data/command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 001 or 010 or 011 or 100, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3/6/7) = 000 or 100, BPP (DMAADC_2/3/6/7) - according to external pixel size
				16-bit generic data	16-bit generic data, data/command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 001 or 010 or 011 or 100, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3/6/7) = 111, BPP (DMAADC_2/3/6/7) = 010
				32-bit generic data	24-bit generic data, data/command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, SYS1/2_MODE = 001 or 010 or 011 or 100, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3/6/7) = 111, BPP (DMAADC_2/3/6/7) = 000
	IC (pre-processing)	template	write	32-bit pixel data	up to 24-bit pixel data, data/command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, PRP_ADDR_INC unused, PFS (DMAADC_0) = 100, BPP (DMAADC_0) = 000
	IC (post-processing)	template	write	32-bit pixel data	up to 24-bit pixel data, data/command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, PP_ADDR_INC unused, PFS (DMAADC_1) = 100, BPP (DMAADC_1) = 000
	Core	template	write, read	16-bit generic data	16-bit generic data, data/command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, MCU_DISP#_DATA_WIDTH = 0
				32-bit generic data	24-bit generic data, data/command mapping, 1/2/3/4-cycles transfer	DISP#_TYPE = 10, MCU_DISP#_DATA_WIDTH = 1

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 16-bit interface with byte enable	System memory	command buffer	write	32-bit pixel data	16-bit pixel data, data/command mapping, single 1-cycle full 16-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
					up to 24-bit pixel data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
				16-bit generic data	16-bit generic data, data/command mapping, single 1-cycle full 16-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 010
				32-bit generic data	24-bit generic data, data/command mapping, single 2-cycles full 32-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 000
				16-bit command (in 32-bit word)	16-bit command, command mapping, single 1-cycle 16-bit transfer with byte enable bits defined in input command word	DISP#_TYPE = 01, SYS1/2_MODE = 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_4/5) = 111, BPP (DMAADC_4/5) = 010, even NPB+1

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 16-bit interface with byte enable	System memory	template	write	32-bit pixel data	8-bit pixel data, data/command mapping, 1-cycle[3] 16-bit transfer with byte enable bits ‘01’ or ‘10’ matching pixel address	DISP#_TYPE = 01, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 00, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
					16-bit pixel data, data/command mapping, single 1-cycle full 16-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 01, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
					upto 24-bit pixel data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 11, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
				8-bit generic data	8-bit generic data, data/command mapping, single 1-cycle 16-bit transfer with byte enable bits which are 11 in row middle and may be ‘10’ or ‘11’ at row beginning and ‘01’ or ‘11’ at row end	DISP#_TYPE = 01, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 01, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 011
				16-bit generic data	16-bit generic data, data/command mapping, single 1-cycle full 16-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 01, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 010

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 16-bit interface with byte enable	System memory	template	write	32-bit generic data	24-bit generic data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 11, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 000
			read	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 16-bit transfer with byte enable bits ‘01’ or ‘10’ matching pixel address	DISP#_TYPE = 01, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 00, PFS (DMAADC_6/7) = 100, BPP (DMAADC_6/7) - according to external pixel size
					16-bit pixel data, data/command mapping, 1-cycle full 16-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 01, PFS (DMAADC_6/7) = 100, BPP (DMAADC_6/7) - according to external pixel size
					upto 24-bit pixel data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 11, PFS (DMAADC_6/7) = 100, BPP (DMAADC_6/7) - according to external pixel size
				16-bit generic data	16-bit generic data, data/command mapping, single 1-cycle full 16-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 01, PFS (DMAADC_6/7) = 111, BPP (DMAADC_6/7) = 010
				32-bit generic data	24-bit generic data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 11, PFS (DMAADC_6/7) = 111, BPP (DMAADC_6/7) = 000

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 16-bit interface with byte enable	IC (pre-processing)	template	write	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 16-bit transfer with byte enable bits '01' or '10' matching pixel address	DISP#_TYPE = 01, PRP_ADDR_INC = 00, PFS (DMAADC_0) = 100, BPP (DMAADC_0) = 000
					16-bit pixel data, data/command mapping, 1-cycle full 16-bit transfer	DISP#_TYPE = 01, PRP_ADDR_INC = 01, PFS (DMAADC_0) = 100, BPP (DMAADC_0) = 000
					upto 24-bit pixel data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, PRP_ADDR_INC = 11, PFS (DMAADC_0) = 100, BPP (DMAADC_0) = 000
	IC (post-processing)	template	write	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 16-bit transfer with byte enable bits '01' or '10' matching pixel address	DISP#_TYPE = 01, PP_ADDR_INC = 00, PFS (DMAADC_1) = 100, BPP (DMAADC_1) = 000
					16-bit pixel data, data/command mapping, 1-cycle full 16-bit transfer	DISP#_TYPE = 01, PP_ADDR_INC = 01, PFS (DMAADC_1) = 100, BPP (DMAADC_1) = 000
					upto 24-bit pixel data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, PP_ADDR_INC = 11, PFS (DMAADC_1) = 100, BPP (DMAADC_1) = 000

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 16-bit interface with byte enable	Core	template	write, read	8-bit generic data	16-bit generic data, data/command mapping, single 1-cycle 16-bit transfer with byte enable bits ‘01’ or ‘10’ matching AHB byte enable bits	DISP#_TYPE = 01, MCU_DISP#_DATA_WIDTH = 0
				16-bit generic data	16-bit generic data, data/command mapping, single 1-cycle full 16-bit transfer	DISP#_TYPE = 01, MCU_DISP#_DATA_WIDTH = 0
				32-bit generic data	two 16-bit generic data words, data/command mapping, two 1-cycle 16-bit transfers with byte enable bits ‘01’ or ‘10’ in each cycle matching AHB byte enable bits	DISP#_TYPE = 01, MCU_DISP#_DATA_WIDTH = 0
					24-bit generic data, data/command mapping, single 2-cycle full 32-bit transfer	DISP#_TYPE = 01, MCU_DISP#_DATA_WIDTH = 1

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 8/16-bit interface without byte enable	System memory	command buffer	write	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 8-bit transfer (only for 8-bit interface)	DISP#_TYPE = 00, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
					16-bit pixel data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
					upto 24-bit pixel data, data/command mapping, single 2/4-cycle 32-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
				16-bit generic data	16-bit generic data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 010
				32-bit generic data	24-bit generic data, data/command mapping, single 2/4-cycles 32-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 101 or 110 or 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 000

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 8/16-bit interface without byte enable	System memory	command buffer	write	16-bit command (in 32-bit word)	8-bit command, command mapping, single 1-cycle 8-bit transfer (only for 8-bit interface with truncation of source data bits)	DISP#_TYPE = 00, SYS1/2_MODE = 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_4/5) = 111, BPP (DMAADC_4/5) = 010, even NPB+1
					16-bit command, command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 111, SYS1/2_ADDR_INC unused, PFS (DMAADC_4/5) = 111, BPP (DMAADC_4/5) = 010, even NPB+1
		template	write	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 8-bit transfer (only for 8-bit interface)	DISP#_TYPE = 00, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 00, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
					16-bit pixel data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 01, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
					upto 24-bit pixel data, data/command mapping, single 2/4-cycle 32-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 11, PFS (DMAADC_2/3) = 000 or 100, BPP (DMAADC_2/3) - according to external pixel size
				16-bit generic data	16-bit generic data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 01, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 010

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 8/16-bit interface without byte enable	System memory	template	write	32-bit generic data	24-bit generic data, data/command mapping, single 2/4-cycles 32-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 001 or 011, SYS1/2_ADDR_INC = 11, PFS (DMAADC_2/3) = 111, BPP (DMAADC_2/3) = 000
			read	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 8-bit transfer (only for 8-bit interface)	DISP#_TYPE = 00, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 00, PFS (DMAADC_6/7) = 100, BPP (DMAADC_6/7) - according to external pixel size
					16-bit pixel data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 01, PFS (DMAADC_6/7) = 100, BPP (DMAADC_6/7) - according to external pixel size
					upto 24-bit pixel data, data/command mapping, single 2/4-cycle 32-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 11, PFS (DMAADC_6/7) = 100, BPP (DMAADC_6/7) - according to external pixel size
				16-bit generic data	16-bit generic data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 01, PFS (DMAADC_6/7) = 111, BPP (DMAADC_6/7) = 010
				32-bit generic data	24-bit generic data, data/command mapping, single 2/4-cycles 32-bit transfer	DISP#_TYPE = 00, SYS1/2_MODE = 010 or 100, SYS1/2_ADDR_INC = 11, PFS (DMAADC_6/7) = 111, BPP (DMAADC_6/7) = 000

Table 31-147. Asynchronous Display Access Modes (Continued)

Display Type	Source	Command Generation Method	Access Type	IDMAC/Core Interface Format	Display Interface Format	Programming ADC/IDMAC Parameters
Full addressing, 8/16-bit interface without byte enable	IC (pre-processing)	template	write	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 8-bit transfer (only for 8-bit interface)	DISP#_TYPE = 00, PRP_ADDR_INC = 00, PFS (DMAADC_0) = 100, BPP (DMAADC_0) = 000
					16-bit pixel data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, PRP_ADDR_INC = 01, PFS (DMAADC_0) = 100, BPP (DMAADC_0) = 000
					upto 24-bit pixel data, data/command mapping, single 2/4-cycle 32-bit transfer	DISP#_TYPE = 00, PRP_ADDR_INC = 11, PFS (DMAADC_0) = 100, BPP (DMAADC_0) = 000
	IC (post-processing)	template	write	32-bit pixel data	8-bit pixel data, data/command mapping, single 1-cycle 8-bit transfer (only for 8-bit interface)	DISP#_TYPE = 00, PP_ADDR_INC = 00, PFS (DMAADC_1) = 100, BPP (DMAADC_1) = 000
					16-bit pixel data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, PP_ADDR_INC = 01, PFS (DMAADC_1) = 100, BPP (DMAADC_1) = 000
					upto 24-bit pixel data, data/command mapping, single 2/4-cycle 32-bit transfer	DISP#_TYPE = 00, PP_ADDR_INC = 11, PFS (DMAADC_1) = 100, BPP (DMAADC_1) = 000
	Core	template	write, read	16-bit generic data	16-bit generic data, data/command mapping, single 1/2-cycle 16-bit transfer	DISP#_TYPE = 00, MCU_DISP#_DATA_WIDTH = 0
				32-bit generic data	24-bit generic data, data/command mapping, single 2/4-cycle 32-bit transfer	DISP#_TYPE = 00, MCU_DISP#_DATA_WIDTH = 1

1 32-bit pixel data format on IDMAC internal interface assumes that only 24 MSB bit are occupied by pixel data and 8 LSB bits are not used

2 32-bit generic data format on IDMAC internal interface of core interface assumes that only 24 LSB bit are occupied by data and 8 MSB bits are not used

3 Single transfer means that the ADC sends a whole 16- or 24-bit word to the DI, two transfers mean that the ADC splits a 32-bit word to two 16-bit words

31.4.5.3 Control Sequence Generation Modes

Two modes are exploited for display control sequence generation: command buffer mode and template mode.

For the first mode, the generic data flow from the system memory is interleaved with commands taken from a command buffer. This mode can be used only for the system memory channels 1 and 2. The mode is selected via the ADC_CONF Register.

The command buffer consists of 32-bit words. Each of the words contains 16- or 24-bits display command and a RS parameter. For 16-bit command, there are two byte enable (BE) bits - low and high. The command formats are shown in Table 31-148 and Table 31-149. The command buffer is prepared by the core in the system memory as shown in Figure 31-139.

Table 31-148. 16-bits Display Command Format



Table 31-149. 24-bits Display Command Format



For the template mode, the command sequence is generated automatically according to command templates prepared by the core. There are different templates for read and write operations and for each of displays. The templates are explained in detail in Section 31.4.5.10, “Template Command Generator.”

Selection of command generation mode is done via the ADC_CONF Register.



Figure 31-139. Data and Command Buffers in the System Memory

31.4.5.4 Byte Enable Support

The ADC supports byte enable feature used by some display controllers and graphic accelerators. The interface width of such device must be 16 bits. There are the following conditions of byte enable support:

1. If the core is an initiator of display access via the slave AHB bus then
   a) Allowed data type is generic data,
   b) AHB single access widths are 8 (16 bit with byte enable), 16 and 32 bits. According to the ARM specification, byte enable options (on the slave AHB bus) are:
   — for 8-bit AHB access - 0001, 0010, 0100, 1000
   — for 16-bit AHB access - 0011, 1100
   — for 32-bit AHB access - 0111, 0110, 1110, 1111

c) AHB burst access width is only 32 bits. Only aligned accesses are allowed (these are ARM limitations for burst access to AHB bus). Byte enable bits are always 1111.

d) Little End Big Endian AHB modes are supported.

2. If the IDMAC is an initiator of display access (system, pre- or postprocessing ADC channels) then

a) Allowed data types are pixels or generic data.

b) Data width may be 8 (16 bit with byte enable), 16 or 32 bits.

c) Generic data is transferred from a two dimensional buffer in the system memory, the buffer row length must be a multiple of 16 bits (for 8- and 16-bit data) or of 32-bits (for 32-bit data) and start from an even address (for 8- and 16-bit data) or an address which is a multiple of 4 (for 32-bit data). This system memory buffer exactly matches the display memory buffer.

d) For non-aligned 8-bit write access (when only 8 bits should be written to the first word in a row of the display memory), an odd display start address has to be set in the corresponding IPU register (ADC_SYSCHA1_SA, ADC_SYSCHA2_SA, ADC_PRPCHAN_SA or ADC_PPCHAN_SA). For aligned 8-bit access (when whole 16 bits should be written to the first word in a row of the display memory), an even display start address has to be set in this register. Read operation is allowed only for 16-bit access (the display start address must be even).

e) Pixel data width in display memory may be 8, 16 or 24 bits.

The ADC translates slave AHB or IDMAC accesses to 16-bit display accesses with the corresponding byte enable bits. The display bus has only Little Endian mode. If sequential writes or reads to/from the display are performed at incremental addresses, the ADC does not send an address to the display (it chains accesses). Otherwise the address is sent before data every time when address incremental order is violated.

The ADC assumes that the display increments the address by 2 after write/read of full 16 word or most significant byte of the word. The address has no change after write/read of least significant byte of the word.

Writing addresses to the display memory and registers are performed by 16-bit access with byte enable bits ‘11’. For command buffer mode, byte enable bits can be used only with 16-bit command. They are located in the 32-bit command word (see Table 31-148).

31.4.5.5 Windows Displayed on a Smart Display

Figure 31-140 illustrates how windows are displayed on an asynchronous display. Each of windows corresponding to the system memory, pre- and post processing access channels have the start address defined in the ADC_SYSCHA1_SA, ADC_SYSCHA2_SA, ADC_PRPCHAN_SA, ADC_PPCHAN_SA Registers. The start address format matches to the display addressing type. The same registers control a display number for the specific window. The start address refers to the VSYNC start point. Sizes of the windows are set by programming the corresponding IDMAC channels (see Table 31-29 through Table 31-33). A whole screen size (SCREEN#_WIDTH and SCREEN#_HEIGHT) are set via the corresponding registers. Sizes of the windows are set by programming the corresponding IDMAC channels (see Table 31-29 and Table 31-33).

The total number of windows which can be displayed on all displays is five. The maximum number of windows which can be displayed on the same display is up to five, when the template mode of operation

is used. The number of windows on the specific display is restricted to one when command buffer mode of operation is used.



Figure 31-140. Windows on a Smart Display

31.4.5.6 AHB Slave Interface

The AHB Slave Interface is responsible for data transfer from/to the core when the core accesses a smart display directly. The Interface supports 8 (with byte enable), 16- or 32-bits single accesses or 32-bit burst accesses. For burst access, only aligned addressing is allowed. All endian modes (LE, BE32) are supported. The AHB clock rate may be equal or lower than the HSP_CLK clock rate.

31.4.5.7 Asynchronous Display Buffer Memory

Data is written to or read from the Asynchronous Display Buffer Memory. The Memory includes 7 FIFOs: two system memory data FIFOs, two command FIFOs, one preprocessing data FIFO, one postprocessing data FIFO and one core write data FIFO. Each FIFO has eight pages of eight 64-bit words.

Two data transfer channels associated with the transfer from/to the system memory are bidirectional and can be used both for read and write operations according to the ADC_CONF Register settings. The core FIFO is used only for write operations. Core reading is enabled after finish of previously requested core write operations (releasing the core FIFO).

31.4.5.8 Access Control

31.4.5.8.1 Access Priorities

The Access Control arbitrates data sources/destinations channels. According to an access address and a source type, the display number and access attributes are selected. The priorities order is as follows:

1. Preprocessing and core access channels (the highest priority). Selection between these channels is done according to the round-robin algorithm.
2. Postprocessing channel.
3. System memory channel 1.
4. System memory channel 2 (the lowest priority).

31.4.5.8.2 Tearing Elimination

The ADC has capability to avoid image tearing. If the source is the system memory or postprocessing, the Access Control monitors position of a display refresh pointer. Writing to the display is started only after crossing the window start point by the display refresh pointer. After that, writing to the display is allowed only when a write pointer does not advance beyond the refresh pointer. To provide anti-tearing mode, a window start time (in rows) must be defined in the ADC_SYSCHA1_SA, ADC_SYSCHA2_SA, ADC_PPCHAN_SA registers for the corresponding channels.

Anti-tearing mode requires that the IPU controls display refresh timing by generation of the VSYNC signal and a display clock (for dual-port displays). There is a separate VSYNC generator for display 0. For displays 1 and 2, the VSYNC generator is shared, so only one of displays 1 or 2 can be in vertical synchronization mode as determined by the DISP12_VSYNC_SEL bit in the ADC_DISP_VSYNC register.

In the case when tearing cannot be avoided (when the refresh rate is too high and the refresh pointer overtakes the write pointer after full refresh cycle), an error interrupt is generated. Tearing elimination mode can be disabled via the ADC_CONF register.

When the data arrives directly from preprocessing, tearing can be avoided only for the 2:1 ratio between a sensor scan rate and a display refresh rate. The additional conditions for tearing elimination in this case are to synchronize the sensor and display VSYNCs (by programming the appropriate bits in the ADC_DISP_VSYNC registers) and full-screen image from the preprocessing channel.

31.4.5.8.3 Snooping

This function allows to reduce a rate of write accesses from the system memory to a smart display. When snooping is enabled by configuration of the ADC2_SRC_SEL and ADC3_SRC_SEL fields in the IPU_FS_DISP_FLOW Register, writing to the display is performed only if the corresponding system memory buffers has been changed. Any change of data in the system memory buffers is registered by the External Memory Controller of the chip. When writing to the system memory is performed, the External Memory Controller asserts the SYSCH_SNOOP pin of the IPU. After receiving these signals, the CM initiates transfer of the corresponding buffer to a smart display window.

31.4.5.8.4 Automatic Window Refresh

By programming the IPU_FS_DISP_FLOW Register, Core software can enable automatic refresh of a window on the smart display. The refresh period is defined via the AUTO_REF_PER field (the time unit is 2^{17} periods of the HSP_CLK clock). The actual value of refresh period is equal to $T_{HSP}*2^{17}$ *(AUTO_REF_PER+1). Auto-refresh can be conditional. In this case, it is accomplished only if the SYSCH_SNOOP pin is asserted.

31.4.5.8.5 Sequential Addressing Access

The Access Controller includes a mechanism allowing to skip transfer of addresses and commands before a data when access addresses are sequential. This mechanism works only in template mode.

First of all, addresses and commands are skipped within a burst sent or received by the IDMAC or by the core. Each burst occupies one page in the corresponding FIFO of the Buffer Memory. At start of the burst that should be sent/received to/from a display, the Access Controller compares a new burst start address and channel number with a last address and channel number for previous access to this display. If the channel number has not changed and the new start address follows the previous last address, the Access Controller does not send the new address and commands to the display. Otherwise both the address and the commands are sent.

31.4.5.8.6 Core Direct Access to Display/Graphic Accelerator Memory

The core can directly access display or graphic accelerator memories of all three smart displays through the slave AHB bus. The display memories are mapped to the core memory space. The display memory start address in the core memory space is as follows:

DISPLAY_MEM_START_ADDRESS = SLAVE_AHB_BASE_ADDRESS + DISPLAY_MEM_START_ADDRESS _OFFSET

where

SLAVE_AHB_BASE_ADDRESS is a 32-bit slave AHB base address defined as {AHB_S_BA[6:0], 25'b0} (binary quotation). The AHB_S_BA[6:0] value is programmed by VIA.

DISPLAY_MEM_START_ADDRESS_OFFSET is 25-bit offset which is a constant for each display. It is 0 for display 0, 0x0800000 for display 1, and 0x1000000 for display 2. so each display memory can occupy up to 0x0800000 bytes.

The ADC translates the slave AHB address to the display address. For displays with full addressing (like ATI W2300) the address transferred to the displays is

DISPLAY_ADDRESS = SLAVE_AHB_ADDRESS - DISPLAY_MEM_START_ADDRESS

When sending to the display, DISPLAY_ADDRESS can be split to two or more portions by the template WR_XADDR and WR_YADDR commands. For displays with XY- addressing (like Epson L2F50032T00), the IPU firstly calculates the pixel number in the frame:

```
PIXEL_NUMBER = (SLAVE_AHB_ADDRESS - DISPLAY_MEM_START_ADDRESS) / BYTES_PER_PIXEL,
```

where

BYTES_PER_PIXEL=2 if the MCU_DISP#_DATA_WIDTH parameter in the ADC_DISP#_CONF Register is 0,

BYTES_PER_PIXEL=4 if the MCU_DISP#_DATA_WIDTH parameter in the ADC_DISP#_CONF Register is 1,

After that, the IPU calculates X and Y addresses using the template WR_XADDR and WR_YADDR commands. The WR_XADDR command defines what are low significant bits of PIXEL_NUMBER to be sent as the X address. The WR_YADDR command defines what are most significant bits of PIXEL_NUMBER to be sent as the Y address. The templates should be downloaded to the internal memory before enabling the core channel. The display should be configured via the low level access mechanism using the DI_DISP_LLA_CONF and DI_DISP_LLA_DATA Registers. This mechanism allows to access both the display memory and control registers.

31.4.5.9 Data and Command Combiner

The Access Control manages the Data and Command Combiner according to the access method. The Data and Command Combiner contains muxes and aligners. Its output may be 16/24 bits data or 16/24 bits address or 16/24 bits command.

In command buffer mode, it toggles between command and data rows on the end-of-line signal. In template mode, it invokes the Template Command Generator to produce a command sequence and to interleave the commands with the data.

In template mode, commands are taken from the Template Command Generator.

31.4.5.10 Template Command Generator

31.4.5.10.1 Template Functions and Structure

A template is a microprogram executed every time when a data burst should be written to or read from a smart display. A typical template structure include the following parts:

1. Sending a pre-command sequence to the display.
2. Sending an address to the display.
3. Waiting for display acknowledge or for given number of display clocks. Waiting is needed for read access only.
4. Sending a data sequence to the display or receiving a data sequence from the display. This step is repeated while addressing is sequential (see Section 31.4.5.8.5, “Sequential Addressing Access”).
5. Sending a post-command sequence to the display.

Depending on access type (read or write) and access sequentially the template structure can be varied. For the sequential access (see Section 31.4.5.8.5, “Sequential Addressing Access”) neither commands and not address are sent to the display. Therefore, for the sequential access the templates are not used. Two templates (write and read) exist for each of three displays. The maximal template length is 32 commands.

The Template Command Generator receives a template command sequence from the Template Memory (Table 31-150). Each command consists of the following fields:

1. Display register address RS (1 bit) selects the index or data register.
2. Template flow control (2 bits) modifies order of template commands (step-by-step, pause, stop). Flow control commands are shown in Table 31-150.

Table 31-150. Template Flow Control

Code	Flow control command	Description
00	Step-by-step	Sequential template execution
01	Pause	Flag for breaking and resuming template execution. Used for displays required post-commands. The template part preceding this flag (pre-command and address) is performed before write/read a data sequence. The template part after this flag (post-command) is performed after the data sequence. Has to be located in the command preceding the post-command part of the current template.
10	Stop	Template last command. Has to be located on the last command
11	-	Reserved

3. Opcode (3 bits) controls an action according to Table 31-151.

Table 31-151. Command Opcode

Opcode	Command	Description
000	RD_DATA	Read data from the display
001	RD_ACK	Wait for display acknowledge
010	RD_WAIT	Wait for given number of display clock cycles
011	WR_XADDR	Send X address or LSB of full address to the display
100	WR_YADDR	Send Y address or MSB of full address to the display
101	WR_ADDR	Send whole address to the display
110	WR_CMND	Send command field to the display
111	WR_DATA	Send data from the Buffer Memory to the display

4. Command/data (24 bits) to be sent to the display.

The templates have to be loaded to the Template Memory before enabling any of the ADC channels used templates.

31.4.5.10.2 Format of Template Commands

RD_DATA

Description: Read data from the display. This command is repeated while there is read data with sequential addresses. The RS value is hold all this time.

Table 31-152. RD_DATA Command Format

	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Field	RS / Flow control	Opcode	Data
Contents	RS	FC	000	not used

RD_ACK

Description: Wait for display acknowledge. The ADC receives data from the display, performs bitwise AND with the mask and compares the result with the acknowledge pattern. Acknowledge patterns and masks are defined in the ADC_DISP0_RD_AP, ADC_DISP0_RDM, ADC_DISP1_RD_AP, ADC_DISP1_RDM, ADC_DISP2_RD_AP, ADC_DISP2_RDM Registers,

Table 31-153. RD_ACK Command Format

	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Field	RS / Flow control	Opcode	Data	
Contents	RS	FC	001	not used	TimeOut

TimeOut The maximal number minus 1 of display read access cycles to wait before beginning read. If TimeOut access cycles occur, data read is started independently on display acknowledge.

RD_WAIT

Wait for given number of display interface clock cycles.

Table 31-154. RD_WAIT Command Format

	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Field	RS / Flow control	Opcode	Data	
Contents	RS	FC	010	not used	Wait Tme

WaitTime The number minus 1 of display interface clock cycles to wait.

WR_XADDR

Send the X address or LSB of full address to the display. This command is repeated while there is write data with sequential addresses. The RS value is hold all this time.

Table 31-155. WR_XADDR Command Format

	29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Field	RS / Flow control	Opcode	Data	
Contents	RS	FC	011	Mask	XCodedWidth

XCodedWidth Coded width of LSB address bits to be send to the display:

Table 31-156. XCodedWidth Values

Value	Meaning
0000	send address bits [6:0]
0001	send address bits [7:0]
0010	send address bits [8:0]
0011	send address bits [9:0]
0100	send address bits [10:0]
0101	send address bits [11:0]
0110	send address bits [12:0]
0111	send address bits [13:0]
1000	send address bits [14:0]
1001	send address bits [15:0]
1010	send address bits [16:0]
1011	send address bits [17:0]
1100	send address bits [18:0]
1101	send address bits [19:0]
1110	send address bits [20:0]
1111	send address bits [21:0]

Mask MSB bits of the mask word which is ORed with the address before sending to the display.

The resulting address word to be sent to the display is calculated by the following operations:

1. Select LSB address bits according to the XCodedWidth value.
2. Complement the derived word to 24 bits by adding zero MSB bits.
3. Complement the *Mask* value to 24 bits by adding 4 zero LSB bits
4. Perform OR operation between results of the steps 2 and 3.

The mask can be used for mixing command and address in a single 24-bit word.

WR_YADDR

Description: Send Y address or MSB of full address to the display.

Table 31-157. WR_YADDR Command Format

	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	RS	Flow control		Opcode			Data																							
Contents	RS	FC		100			Mask																						YCodedWidth	

YCodedWidth Coded width of MSB address bits to be send to the display:

Table 31-158. YCodedWidth Values

Value	Meaning
0000	send address bits [22:7]
0001	send address bits [22:8]
0010	send address bits [22:9]
0011	send address bits [22:10]
0100	send address bits [22:11]
0101	send address bits [22:12]
0110	send address bits [22:13]
0111	send address bits [22:14]
1000	send address bits [22:15]
1001	send address bits [22:16]
1010	send address bits [22:17]
1011	send address bits [22:18]
1100	send address bits [22:19]
1101	send address bits [22:20]
1110	send address bits [22:21]
1111	send address bits [22:22]

Mask MSB bits of the mask word which is ORed with the address before sending to the display.

The resulting address word to be sent to the display is calculated by the following operations:

1. Select MSB address bits according to the *YCodedWidth* value and align them to the right (LSB) side.
2. Complement the derived word to 24 bits by adding zero MSB bits.
3. Complement the *Mask* value to 24 bits by adding 4 zero LSB bits
4. Perform OR operation between results of the steps 2 and 3.

The mask can be used for mixing command and address in a single 24-bit word.

WR_ADDR

Description: Send the whole address to the display.

Table 31-159. WR_ADDR Command Format

	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	RS	Flow control		Opcode			Data																							
Contents	RS	FC		101			Mask																					not used		

Mask MSB bits of the mask word which is ORed with the address before sending to the display.

The resulting address word to be sent to the display is calculated by the following operations:

1. Complement the address to 24 bits by adding one zero MSB bit.
2. Complement the *Mask* value to 24 bits by adding 4 zero LSB bits
3. Perform OR operation between results of the steps 2 and 3.

The mask can be used for mixing command and address in a single 24-bit word.

WR_CMND

Description: Send the command field to the display.

Table 31-160. WR_CMND Command Format A

	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	RS	Flow control		Opcode			Data																							
Contents	RS	FC		110			Command																							

Table 31-161. WR_CMND Command Format B

	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	RS	Flow control		Opcode			Data																							
Contents	RS	FC		110			BE H	BE L	Command																					

The format B should be used for displays supporting the byte enable feature. *BEL* and *BEH* are the command byte enable bits.

WR_DATA

Description: Send data from the Buffer Memory to the display.

Table 31-162. WR_DATA Command Format

	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	RS	Flow control		Opcode			Data																							
Contents	RS	FC		111			not used																							

31.4.5.11 Asynchronous Display Adapter

The Asynchronous Display Adapter contains a set of counters for generation of the VSYNC signal for display 0 and display 1 or 2. The counters may be synchronized to the sensor VSYNC signal with a programmable delay or to the display VSYNC signal if display operates in self-refresh mode. Vertical synchronization is controlled by the ADC_DISP_VSYNC Register. The Asynchronous Display Adapter provides interface to the DI.

31.4.6 Display Interface (DI)

31.4.6.1 Block Diagram

The DI Block Diagram is shown in Figure 31-141.



Figure 31-141. DI Block Diagram

The DI provides arbitrates access to up to four displays with time multiplexing. It converts a data from the SDC, the ADC or the core via the IP bus interface (low-level access) to a format suitable for the specific display interface. The DI generates display clocks and other display control signals with programmable timings. The DI outputs data to or inputs from parallel and/or serial interfaces.

The DI is controlled via the peripheral bus registers. All the registers are not double buffered. Therefore they should be programmed before use of the corresponding display.

31.4.6.2 Supported Display Interface Types

The DI supports simultaneously synchronous interface to display 3 and asynchronous interfaces to displays 0, 1, 2. Display 0 interface is parallel only, while displays 1, 2 interfaces can be parallel or serial. Common configuration of the interfaces is done via the DI_DISP_IF_CONF Register. All display interfaces have programmable timing.

31.4.6.2.1 Synchronous Interfaces

The DI supports the following synchronous display interfaces:

1. Synchronous generic interfaces to TFT dumb displays or RGB interfaces of smart displays.
2. Synchronous interfaces to Sharp displays.

3. Synchronous interfaces to TV encoders:
   a) PAL
   b) NTSC

   TV interfaces can operate in progressive or interlaced modes.

31.4.6.2.2 Asynchronous Parallel Interfaces

The DI supports the following asynchronous parallel interfaces:

1. System 80 interface
   a) Type 1 (sampling with the chip select signal) with and without byte enable signals.
   b) Type 2 (sampling with the read and write signals) with and without byte enable signals.
2. System 68k interface
   a) Type 1 (sampling with the chip select signal) with or without byte enable signals.
   b) Type 2 (sampling with the read and write signals) with or without byte enable signals.

For each of four system interfaces there are three burst modes:

1. Burst mode without a separate clock. The burst length is defined by the corresponding parameters of the IDMAC (when data is transferred from the system memory) of by the HBURST signal (when the core directly accesses the display via the slave AHB bus). For system 80 and system 68k type 1 interfaces, data is sampled by the CS signal and other control signals changes only when transfer direction is changed during the burst. For type 2 interfaces, data is sampled by the WR/RD signals (system 80) or by the ENABLE signal (system 68k) and the CS signal stays active during the whole burst.
2. Burst mode with the separate clock DISPB_BCLK. In this mode, data is sampled with the DISPB_BCLK clock. The CS signal stays active during whole burst transfer. Other controls are changed simultaneously with data when the bus state (read, write or wait) is altered. The CS signals and other controls move to non-active state after burst has been completed.
3. Single access mode. In this mode, slave AHB and DMA burst are broken to single accesses. The data is sampled with CS or other controls according the interface type as described above. All controls (including CS) become non-active for one display interface clock after each access. This mode corresponds to the ATI single access mode.

Both system 80 and system 68k interfaces are supported for all described modes.

Additionally, the DI allows a programmable pause between two burst. The pause is defined in the HSP_CLK cycles. It allows to avoid timing violation between two sequential bursts or two accesses to different displays. The range of this pause is from 4 to 19 HSP_CLK cycles.

Asynchronous Parallel Interfaces with Byte Enable Support

Figure 31-142 illustrates burst access mode with sampling by WR/RD signals

- WR_0/1 indicate write access according to different byte
- RD_0/1 indicate read access according to different byte
- DISP#_IF_MODE = 00 (80b)

- DRCT_BE_MODE = 1
- BE_PIN_SEL = 1



Figure 31-142. System 80 Interface (Type2) with BE

Figure 31-143 illustrates burst access mode with sampling by WR/RD signals

- BE_0/1 select the byte for access
- DISP#_IF_MODE = 01 (80A)
- DRCT_BE_MODE = 1
- BE_PIN_SEL = 1



Figure 31-143. System 80 Interface (Type 1) with BE

Figure 31-144 illustrates burst access mode with sampling by CS signal

- WR signal is indication for access direction
- BE_0/1 select the byte for access
- DISP#_IF_MODE = 10 (68k a)
- DRCT_BE_MODE = 1
- BE_PIN_SEL = 1



Figure 31-144. System 68K Interface (Type1) with BE

Figure 31-145 illustrates burst access mode with sampling by RD signal

- WR signal is indication for access direction
- BE_0/1 select the byte for access
- DISP#_IF_MODE = 11 (68k b)
- DRCT_BE_MODE = 1
- BE_PIN_SEL = 1



Figure 31-145. System 68 K Interface (Type2) with BE

31.4.6.2.3 Asynchronous Serial Interfaces

The DI supports the following asynchronous serial interfaces:

1. 3-wire (with bidirectional data line).
2. 4-wire (with separate data input and output lines).
3. 5-wire type 1 (with sampling RS by the serial clock).
4. 5-wire type 2 (with sampling RS by the chip select signal).

For serial interfaces, data and preamble lengths and other parameters are controlled via the DI_SER_DISP1_CONF and DI_SER_DISP2_CONF Registers.

31.4.6.3 Display Access Priorities

Display 0 is the primary display. It corresponds to the asynchronous (smart) type with parallel interface. It can be used as the asynchronous part of a dual-port smart display which has both synchronous and asynchronous interfaces.

Displays 1 and 2 are secondary displays. Both of them can be accessed via parallel or serial interfaces. Assignment of the display to one of the interface types via the DI_DISP_IF_CONF Register.

Display 3 is related to the synchronous interface. It can be a dumb display or TV or synchronous part of a dual-port smart display.

Table 31-163 describes the display interfaces and access priorities supported by the DI.

Table 31-163. Display Interfaces and Access Priorities

Access initiator	Priority	Access Type	Information Sent to Display	Data/Command Packing/ Unpacking	Display Number	Interface Type	Comments
SDC	high	write	data	yes	3	parallel	
Core via IP bus interface (low-level access)	medium	write and read	data and commands	yes	0, 1, 2	parallel	
				no	1, 2	serial	access can be performed in parallel with access to parallel interface by other sources
ADC	low	write and read	data and commands	yes	0, 1, 2	parallel	
					1, 2	serial	

According to the priorities, the Arbitrator decides which of initiators request display access will be granted. The Arbitrator takes into account two types of interface resources:

1. Parallel or serial interface required data packing/unpacking (See Table 31-163.)
2. Serial interface without data packing/unpacking (This resource is used only by core low level access.)

When the SDC or the ADC communicates with one of four displays via the parallel interface, the core is allowed to access another display via the serial interface simultaneously.

After grant reception, the initiator asserts a lock signal until access completion. The Arbitrator postpones the next arbitration waiting for negation of the lock signal. Arbitration is postponed for all displays excluding the core access case described above. When the lock signal is negated, arbitration is repeated.

The SDC sends access request just (one row) before start of the active synchronous display frame. It asserts lock signal until end of the active frame. Thus, other initiators can access a display during vertical blanking intervals of the synchronous display or when the SDC skips frames (for dual-port displays, see Section 31.4.4, “Synchronous Display Controller (SDC)”).

31.4.6.4 Bus Mapping Unit

The Bus Mapping Unit is responsible for programmable mapping of the input data and commands to the display interface format and vice versa. The internal DI format for data and commands is a 24-bits word divided into three byte components (eight zeroes are added to MSB for 16-bits words from the ADC). This word can be output or input in one, two, three or four cycles of the display clock.

There are 21 Registers for programming bus mapping: DI_DISP0_DB0_MAP - DI_DISP2_DB2_MAP, DI_DISP0_CB0_MAP - DI_DISP2_CB2_MAP, DI_DISP3_B0_MAP - DI_DISP3_B2_MAP. The registers have identical format. Each of the registers specifies an output/input rule for a certain display (‘DISP0’ - ‘DISP3’ indexes in the Register name) and a certain byte component (‘B0’ - ‘B2’ indexes in the Register name). For all displays excluding display 3 with synchronous interface, there are two different rules: one for a data word and the second for the command word. The corresponding Registers are marked by the ‘_D’ and ‘_C’ suffixes.

The mapping rule written in each of the Registers defines two types of parameters for the specific byte component and display:

1. Offsets of the byte component MSB relative to the output word LSB. Because the offsets can change dynamically, they are defined separately for the display clock cycles zero, one and two.
2. Numbers of display clock cycles at which every bit of the byte component should be valid on the display bus. There are eight such 2-bit numbers in the Register.

Figure 31-146 presents an example of programming data packing for one of displays.



Byte 2 (red)	OFFS0=17	OFFS1=0	OFFS2=0	M0=11	M1=11	M2=11	M3=00	M4=00	M5=00	M6=00	M7=00
Byte 1 (green)	OFFS0=12	OFFS1=20	OFFS2=0	M0=11	M1=11	M2=01	M3=01	M4=01	M5=00	M6=00	M7=00
Byte 0 (blue)	OFFS0=0	OFFS1=14	OFFS2=0	M0=11	M1=11	M2=11	M3=01	M4=01	M5=01	M6=01	M7=01

Figure 31-146. Example of Data Packing for Writing Data to the Display

Figure 31-147 presents an example of programming data packing for one of displays.



Byte 2 (red)	OFFS0=17	OFFS1=0	OFFS2=0	M0=11	M1=11	M2=11	M3=00	M4=00	M5=00	M6=00	M7=00
Byte 1 (green)	OFFS0=12	OFFS1=20	OFFS2=0	M0=11	M1=11	M2=01	M3=01	M4=01	M5=00	M6=00	M7=00
Byte 0 (blue)	OFFS0=0	OFFS1=14	OFFS2=0	M0=11	M1=11	M2=11	M3=01	M4=01	M5=01	M6=01	M7=01

Figure 31-147. Example of Data Unpacking for Reading Data from the Display

The same packing/unpacking registers are used for parallel and serial interface.



Figure 31-148. 24 BPP Packing in 1 Clock Cycle



Figure 31-149. 24 BPP Packing on 2 Clock Cycles



Figure 31-150. 24 BPP Unpacking on 1 Clock Cycle



Figure 31-151. 24 BPP Unpacking at 2 Clock Cycles



Figure 31-152. 24 BPP Packing RGB888 -> GBR888 in One Cycle



Figure 31-153. 24 BPP Unpacking GBR888 -> RGB888 in One Cycle

31.4.6.5 Timing Control

The timing control provides clocking and other timing signals for each of displays. The following timing parameters are programmable for each display via the DI_HSP_CLK_PER, DI_DISP0_TIME_CONF_1 - DI_DISP2_TIME_CONF_3, DI_DISP3_TIME_CONF Registers:

1. Period of the HSP_CLK clock. It is required for holding unchanged display timing when the HSP_CLK rate is changed on-the-fly (see Section 31.1.1.3.2, “Changing Clock Rates and Disabling Clocks”). The period has an integer part (3 bits) and a fractional part (4 bits).
2. Period of the display interface clock (DISP#_IF_CLK) for display write access. It has an integer part (8 bits) and a fractional part (4 bits). The fractional part allows to define an average period of the clock with high resolution. An current value of the period has the resolution of one HSP_CLK period.
3. Positions of the display interface clock positive and negative edges relative to data timing for display write access. The positions include an integer part (9 bits) and a fractional part (1 bits). The resolution of the positions is a half of the HSP_CLK period.
4. Period of the display interface clock (DISP#_IF_CLK) for display read access (excluding display 3). It has an integer part (8 bits) and a fractional part (4 bits). The fractional part allows to define an average period of the clock with high resolution. An current value of the period has the resolution of one HSP_CLK period.
5. Positions of the display interface clock positive and negative edges relative to data/address timing for display read access (excluding display 3). The positions include an integer part (9 bits) and a fractional part (1 bits). The resolution of the positions is a half of the HSP_CLK period.
6. Period of the display pixel clock (DISP#_PIX_CLK) for display read access. For display 3, this parameter is derived from the display interface clock period and the number of clocks required to output one pixel (see the DI_DISP_ACC_CC Register). It has an integer part (8 bits) and a fractional part (4 bits). The fractional part allows to define an average period of the clock with high resolution. An current value of the period has the resolution of one HSP_CLK period.

   The display clock period is required for generation of the VSYNC and HSYNC signals in the SDC and the ADC and fulfilling the tearing elimination function in the ADC.
7. Position of data sampling point relative to address timing (excluding display 3) for display read access. This timing includes two parts: a position within the display interface clock period and a number of display interface clock cycles before reading (the number of wait states). The position within the display interface clock period includes an integer part (9 bits) and a fractional part (1 bits). The resolution of the current position value is one HSP_CLK period.

Clock rates and phases relative to data are programmable. The Timing Control allows on-the-fly change of the reference clock frequency as described in Section 31.1.1.3.2, “Changing Clock Rates and Disabling Clocks.”

31.4.6.6 Bus Controls Converter

This unit provides control over interface signals polarity according to the settings of the DI_DISP_SIG_POL Register. All display bus outputs have identical delays relative to the HSP_CLK clock positive or negative edge (depending on which edge the signal is generated).

31.4.7 Image DMA Controller (IDMAC)

31.4.7.1 Block Diagram

Figure 31-154 shows the IDMAC block diagram.



Figure 31-154. IDMAC Block Diagram

The IDMAC consists of three dual port FIFOs, the FIFO control, format converter, address arithmetic unit, channel parameter memory, channel control, internal bus interface, and AHB master interface.

The IDMAC is controlled via the peripheral bus registers and the channel parameter memory.

31.4.7.2 DMA channels

There are 32 DMA channels. Table 31-164 contains description of all the channels.

Table 31-164. IDMAC Channels

Number	Name	Source	Destination	Processing Flow Purpose
0	DMAIC_0	IC	Memory	Preprocessing data from IC (encoding task) to memory
1.A[1]	DMAIC_1	IC	Memory	Preprocessing data from IC (viewfinder task) to memory
1.B	DMAADC_0	IC	ADC	Preprocessing data from IC (viewfinder task) to smart display
2.A[2]	DMAIC_2	IC	Memory	Postprocessing data from IC to memory
2.B	DMAADC_1	IC	ADC	Postprocessing data from IC to smart display
3	DMAIC_3	Memory	IC	Graphics data for combining (viewfinder task)
4	DMAIC_4	Memory	IC	Graphics data for combining (post-processing task)

Table 31-164. IDMAC Channels (Continued)

Number	Name	Source	Destination	Processing Flow Purpose
5	DMAIC_5	Memory	IC	Postprocessing data from memory
6	DMAIC_6	Memory	IC	Preprocessing data from sensor stored in memory (for example Bayer)
7	DMAIC_7	IC	Memory	Direct data from IC (sensor data) to memory
8	DMAIC_8	IC	Memory	Preprocessing data after rotation (encoding task)
9	DMAIC_9	IC	Memory	Preprocessing data after rotation (viewfinder task)
10	DMAIC_10	Memory	IC	Preprocessing data for rotation (encoding task)
11	DMAIC_11	Memory	IC	Preprocessing data for rotation (viewfinder task)
12	DMAIC_12	IC	Memory	Postprocessing data after rotation
13	DMAIC_13	Memory	IC	Postprocessing data for rotation
14	DMASDC_0	Memory	SDC	Background data (full refresh)
15	DMASDC_1	Memory	SDC	Foreground data
16	DMASDC_2	Memory	SDC	Mask data
17	DMASDC_3	Memory	SDC	Background data (partial refresh)
18	DMAADC_2	Memory	ADC	System channel 1 write data
19	DMAADC_3	Memory	ADC	System channel 2 write data
20	DMAADC_4	Memory	ADC	Commands stream for system channel 1
21	DMAADC_5	Memory	ADC	Commands stream for system channel 2
22	DMAADC_6	ADC	Memory	System channel 1 read data
23	DMAADC_7	ADC	Memory	System channel 2 read data
24	DMAPF_0	Memory	PF	PF parameters (quantization parameters for MPEG-4 and H.264 and filter offsets for H.264)
25	DMAPF_1	Memory	PF	PF parameters (boundary strength for H.264)
26	DMAPF_2	Memory	PF	Y input data
27	DMAPF_3	Memory	PF	U input data
28	DMAPF_4	Memory	PF	V input data
29	DMAPF_5	PF	Memory	Y output data
30	DMAPF_6	PF	Memory	U output data
31	DMAPF_7	PF	Memory	V output data

1 Channels 1.A and 1.B, 2.A and 2.B do not work simultaneously. Therefore they use the same channel parameters.

2 Channels 2.A and 2.B, 2.A and 2.B do not work simultaneously. Therefore they use the same channel parameters.

The channel parameters are stored in the channel parameter memory. For each channel, two 132-bits parameter words are used. The parameters are explained in Table 31-29 through Table 31-33. There are two types of the parameters: constant and variable. Most of the constant parameters should be written by the core before enabling the channel. Only the base address for non-active data buffer allowed to be changed during channel operation. The variable parameters are written by the IDMAC during channel operation. The core is not allowed to change the variable parameters in this time interval but it should clear them before channel enabling. The core can access the channel parameter memory via the IPU_IMA_ADDR and IPU_IMA_DATA registers.

According to the channel type, two parameter formats can be used: for channels transferred YUV non-interleaved data with interleaving/de interleaving and for channels transferred YUV or RGB interleaved data.

31.4.7.3 Address Calculation

The following main addressing parameters are used:

- XB—Horizontal pixel position in frame
- YB—Vertical pixel position in frame
- SL—Stride line minus 1 (gap in bytes between two pixels in the same column in two consecutive rows).
- SX—Horizontal pixel scrolling offset
- SY—Vertical pixel scrolling offset
- EBA—Frame buffer base address in bytes (there are two such parameters to support double buffering)
- BPP—Bits per pixel
- FW—Frame width minus 1
- FH—Frame height minus 1

Relations between the addressing parameters and image frame are shown in Figure 31-155.

The system memory address in bytes is calculated as:

$$ADDR = EBA + (XB + SX) \cdot BPP + (YB + SY) \cdot (SL + 1)$$

with $0 < XB =< FW$ and $0 < YB =< FH$.

When double buffering is used, the EBA0 is the base address of the buffer 0 and the EBA1 is the base address of the buffer 1. The IPU_CHA_CUR_BUF register is a status register. It contains 1-bit pointers to the current working buffers for all IPU DMA channels. The IPU automatically toggles a pointer after completion of the current buffer processing. If the core is a data source for specific double-buffered channel, it should check this status bit in order to know what is the IPU current buffer. The core is allowed to write to the buffer only when a working DMA channel does not use it. After the core has been fill the buffer, it has to set the corresponding bit in the IPU_CHA_BUF0_RDY and IPU_CHA_BUF1_RDY registers. If needed, the core can only clear the pointer by writing 1 but not set it.



Figure 31-155. Addressing Parameters and Image Frame

The XB and YB coordinates are calculated according to addressing mode. There are two addressing modes:

- 2D mode
- Block mode

In 2D mode the pixel data is transferred to the memory row-by-row. There are two ways to use 2D mode: start from YB = 0 and finish at YB =< FH (YB is incremented) or start from YB = FH and finish at YB =< 0 (YB is decremented). The second option provides vertical flip of the image.

In block mode the frame is divided into blocks. This is needed for rotation or post-filtering, where the order used for data transfers is block-by-block. The order of the block transfer is according to the BAM bits in the IDMAC channel parameter memory. The order within the block is row-by-row where the block size is limited by the block width (BW) and block height (BH) parameters. The BW and BH parameters are set by the PF or the IC rotation section and cannot be configured through the channel parameter memory.

The channel control is responsible for the address calculation flow. It takes channel parameters from the channel parameter memory, updates them and controls the address arithmetic unit.

31.4.7.4 Format Converter

The Format Converter performs packing/unpacking the pixels with programmable position and width of color components, decoding 4- or 8-bits coded pixels according to a loaded look-up table, panning of an image read from the system memory according to a panning offset (start pixel address). The format converter supports formats with a pixel width of 4, 8, 16, 24 or 32 bits. Formatting parameters are written in the channel parameter memory (see Table 31-29 through Table 31-33). The following parameters are used:

- Offset OFS0 between MSB position of the color component 0 and MSB position of packed pixel. The color component 0 occupies the most significant bits of the unpacked pixel (mostly this is the

R component). For read specified DMA channels, the OFS0 range is from 0 to 31. For write specified DMA channels, the OFS0 range is from 0 to 23.

- Color component 0 width WID0 minus 1.
- Offset OFS1 between MSB position of the color component 1 and MSB position of packed pixel. The color component 1 occupies the middle left bits of the unpacked pixel (mostly this is the G component). For read specified DMA channels, the OFS1 range is from 0 to 31. For write specified DMA channels, the OFS1 range is from 0 to 23.
- Color component 1 width WID1 minus 1.
- Offset OFS2 between MSB position of the color component 2 and MSB position of packed pixel. The color component 2 occupies the middle right bits of the unpacked pixel (mostly this is the B component). For read specified DMA channels, the OFS2 range is from 0 to 31. For write specified DMA channels, the OFS2 range is from 0 to 23.
- Color component 2 width WID2 minus 1.
- Offset OFS3 between MSB position of the color component 3 and MSB position of packed pixel. The color component 3 occupies the least significant bits of the unpacked pixel (mostly this is the A component). For read specified DMA channels, the OFS3 range is from 0 to 31. For write specified DMA channels, the OFS3 value is ignored and the real offset is set to 24 bits. The A value is undefined in these cases.
- Color component 3 width WID3 minus 1. For write specified DMA channels, the OFS3 value is ignored and the real offset is set to 24 bits.

The format converter is bypassed for internal IPU data transfers, for monochrome data transfer to the SDC (but panning is still performed), for generic data transfers and for data transfers to/from the PF.

Figure 31-156 and Figure 31-157 show examples of data packing and unpacking.



Byte 0 (red) **OFS0 = 0** **WID0 = 3**
Byte 1 (green) **OFS1 = 4** **WID1 = 6**
Byte 2 (blue) **OFS2 = 11** **WID2 = 4**

Figure 31-156. Example of Packing



Figure 31-157. Example of Unpacking

If read data has the coded format, it is decoded via the look-up table. The Look-Up Table Memory (see Section , “IDMAC Look-Up Table Memory) must be loaded at the IDMAC initialization step. The LUT output format must match the IPU internal format RGBA 8888 where R is placed in MSB and A is placed in LSB. The A field is used only for graphics data.

31.4.7.5 Internal Bus Interface

The internal bus interface provides arbitration of internal DMA requests. There are two groups of DMA priorities—high and low. Each channel can get one of two priorities according to the IDMAC_CHA_PRI Register. Within a group, channel priorities are changed cyclically (round-robin method). If a channel has been granted for data transfer, it can transfer up to 4 bursts sequentially.

The internal bus interface supports internal DMA buses protocol. If a DMA channel is enabled it can start data transfer after receiving both the new frame signal and the transfer request from an internal module. Transfer continues every time when the request is active. At the end of the frame, data transfer for the channel is paused until the next new frame is arrived.

31.4.7.6 Dual Port FIFOs

The dual port FIFOs are used only for access to the external memory. They store different color components in the case of non-interleaved pixel formats. For interleaved pixel formats, only the Y dual port is used. Each FIFO contains two pages.

The FIFO control provides read/write access to the FIFOs and supports pixel components interleaving/deinterleaving.

31.4.7.7 AHB Master Interface

The AHB master interface is responsible for data transfer from/to the system memory. The Interface supports only 32-bits burst accesses. For burst access, non-aligned addressing with 8-, 16- or 24-bits offsets is allowed. Two byte endian modes (LE, BE32) and two pixel endian modes are supported. The Interface swaps bytes and pixels according to the byte endian mode signal, the pixel endian parameter from the IPU_CONF register and the BPP and BEM channel parameters. The AHB clock rate may be equal or lower than the HSP_CLK clock rate.

31.4.8 Control Module (CM)

31.4.8.1 Block Diagram

Figure 31-158 shows the CM block diagram.



Figure 31-158. CM Block Diagram

The CM consists of the frame synchronization unit (FSU), the Interrupt generator (IG), the Debug unit (DU), the general configuration registers (GCR), the clock and reset control unit (CRCU).

31.4.8.2 Frame Synchronization Unit (FSU)

31.4.8.2.1 General Description

The FSU provides synchronization of tasks performed by different IPU submodules and core tasks. This allows to build complex processing flows which are performed automatically (without core involvement in synchronization IPU tasks). The FSU supports double buffering of image frames stored in the external memory and allows chaining IPU processing flows in automatic mode. Table 31-165 describes the most important use cases of chaining the IPU tasks.

Table 31-165. Use Cases of Chaining the IPU Tasks

Flow	Tasks chain	DMA Channels		
		Video Input	Other Input	Output
Capturing image from sensor and storing it in the memory without processing[1]	CSI --> IC --> MEM	---	---	DMAIC_7
Preprocessing raw image from dumb sensor for encoding	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM or CSI[2] --> IC (PRP ENC) --> MEM	DMAIC_6	---	DMAIC_0
Preprocessing image from smart sensor for encoding	CSI --> IC (PRP ENC) --> MEM	---	---	DMAIC_0
Preprocessing and rotation of raw image from dumb sensor for encoding	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM or CSI[2] --> IC (PRP ENC) --> MEM	DMAIC_6	---	DMAIC_0
	MEM --> IC (ROT ENC) --> MEM	DMAIC_10	---	DMAIC_8
Rotation and preprocessing of raw image from dumb sensor for encoding	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM --> IC (ROT ENC) --> MEM	DMAIC_10	---	DMAIC_8
	MEM --> IC (PRP ENC) --> MEM	DMAIC_6	---	DMAIC_0
Preprocessing and rotation of image from smart sensor for encoding	CSI --> IC (PRP ENC) --> MEM	---	---	DMAIC_0
	MEM --> IC (ROT ENC) --> MEM	DMAIC_10	---	DMAIC_8
Preprocessing raw image from dumb sensor for viewfinder and displaying it on synchronous display	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM or CSI[2] --> IC (PRP VF) --> MEM	DMAIC_6	DMAIC_3	DMAIC_1
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---

Table 31-165. Use Cases of Chaining the IPU Tasks (Continued)

Flow	Tasks chain	DMA Channels		
		Video Input	Other Input	Output
Preprocessing and rotation of raw image from dumb sensor for viewfinder and displaying it on synchronous display	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM or CSI[2] --> IC (PRP VF) --> MEM	DMAIC_6	DMAIC_3	DMAIC_1
	MEM --> IC (ROT VF) --> MEM	DMAIC_11	---	DMAIC_9
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---
Rotation and preprocessing of raw image from dumb sensor for viewfinder and displaying it on synchronous display	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM --> IC (ROT VF) --> MEM	DMAIC_11	---	DMAIC_9
	MEM --> IC (PRP VF) --> MEM	DMAIC_6	DMAIC_3	DMAIC_1
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---
Preprocessing raw image from dumb sensor for viewfinder and displaying it on asynchronous display in command buffer mode	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM or CSI[2] --> IC (PRP VF) --> MEM	DMAIC_6	DMAIC_3	DMAIC_1
	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Preprocessing and rotation of raw image from dumb sensor for viewfinder and displaying it on asynchronous display in command buffer mode	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM or CSI[2] --> IC (PRP VF) --> MEM	DMAIC_6	DMAIC_3	DMAIC_1
	MEM --> IC (ROT VF) --> MEM	DMAIC_11	---	DMAIC_9
	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Rotation and preprocessing of raw image from dumb sensor for viewfinder and displaying it on asynchronous display in command buffer mode	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM --> IC (ROT VF) --> MEM	DMAIC_11	---	DMAIC_9
	MEM --> IC (PRP VF) --> MEM	DMAIC_6	DMAIC_3	DMAIC_1
	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Preprocessing raw image from dumb sensor for viewfinder and direct displaying it on asynchronous display	CSI --> IC --> MEM	---	---	DMAIC_7
	MEM or CSI[2] --> IC (PRP VF) --> ADC (PRP)	DMAIC_6	DMAIC_3	DMAIC_1
Preprocessing image from smart sensor and displaying it on synchronous display	CSI --> IC (PRP VF) --> MEM	---	DMAIC_3	DMAIC_1
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---
Preprocessing and rotation of image from smart sensor and displaying it on synchronous display	CSI --> IC (PRP VF) --> MEM	---	DMAIC_3	DMAIC_1
	MEM --> IC (ROT VF) --> MEM	DMAIC_11	---	DMAIC_9
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---

Table 31-165. Use Cases of Chaining the IPU Tasks (Continued)

Flow	Tasks chain	DMA Channels		
		Video Input	Other Input	Output
Preprocessing image from smart sensor and displaying it on asynchronous display in command buffer mode	CSI --> IC (PRP VF) --> MEM	---	DMAIC_3	DMAIC_1
	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Preprocessing and rotation of image from smart sensor and displaying it on asynchronous display in command buffer mode	CSI --> IC (PRP VF) --> MEM	---	DMAIC_3	DMAIC_1
	MEM --> IC (ROT VF) --> MEM	DMAIC_11	---	DMAIC_9
	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Preprocessing image from smart sensor for viewfinder and direct displaying it on asynchronous display	CSI --> IC (PRP VF) --> ADC (PRP)	---	DMAIC_3	DMAIC_1
Postprocessing image	MEM --> IC (PP) --> MEM	DMAIC_5	DMAIC_4	DMAIC_2
Postprocessing image and displaying it on synchronous display	MEM --> IC (PP) --> MEM	DMAIC_5	DMAIC_3	DMAIC_2
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---
Postprocessing and rotation of image and displaying it on synchronous display	MEM --> IC (PP) --> MEM	DMAIC_5	DMAIC_3	DMAIC_2
	MEM --> IC (ROT PP) -->MEM	DMAIC_13	---	DMAIC_12
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---
Rotation and postprocessing of image and displaying it on synchronous display	MEM --> IC (ROT PP) -->MEM	DMAIC_13	---	DMAIC_12
	MEM --> IC (PP) --> MEM	DMAIC_5	DMAIC_3	DMAIC_2
	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---
Postprocessing image and displaying it on asynchronous display in command buffer mode	MEM --> IC (PP) --> MEM	DMAIC_5	DMAIC_3	DMAIC_2
	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Rotation and postprocessing of image and displaying it on asynchronous display in command buffer mode	MEM --> IC (ROT PP) -->MEM	DMAIC_13	---	DMAIC_12
	MEM --> IC (PP) --> MEM	DMAIC_5	DMAIC_3	DMAIC_2
	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Rotation and postprocessing of image and direct displaying it on asynchronous display	MEM --> IC (ROT PP) -->MEM	DMAIC_13	---	DMAIC_12
	MEM --> IC (PP) --> ADC (PP)	DMAIC_5	DMAIC_3	DMAIC_2
Postprocessing of image and direct displaying it on asynchronous display	MEM --> IC (PP) --> ADC (PP)	DMAIC_5	DMAIC_3	DMAIC_2

Table 31-165. Use Cases of Chaining the IPU Tasks (Continued)

Flow	Tasks chain	DMA Channels		
		Video Input	Other Input	Output
Postfiltering (optional before any PP path)	MEM --> PF --> MEM	DMAPF_0/1/2/3/4	---	DMAPF_5/6/7
Synchronous display refresh	MEM --> SDC (BG/FG)	DMASDC_0/1	DMASDC_2	---
Asynchronous display refresh	MEM --> ADC (SYS1/2)	DMAADC_2/3	DMAADC_4/5	---
Reading data from asynchronous display	ADC (SYS1/2) --> MEM	---	---	DMAADC_6/7

1 In order to provide this flow, the RWS_EN bit should be 1, and the DMAIC_ 6_ BUF0_ RDY and DMAIC_ 6_ BUF1_ RDY bits for the DMAIC_6 channel should not be set.

2 If RWS_EN=0, the source is the CSI, else the source is the external memory

The FSU provides two mode of tasks synchronization: manual (when the core starts the task) and automatic (when the task is started automatically after finishing a previous chained task). Programming the IPU flows and tasks via the FSU is described by Table 31-166.

Table 31-166. Programming IPU Flows and Tasks

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from sensor directly to the system memory: (CSI --> MEM)	Manual on output (destination - the core)	Task is enabled by at least one of the following conditions: a) CSI_MEM_WR_EN = 0 and RWS_EN = 1 and at least one of PRPENC_EN/PRPVF_EN is 1 or b) CSI_MEM_WR_EN = 1 and RWS_EN = 0 Task is triggered for option (a) by internal signal which comes from CSI (CSI_IC_NF) if DMAIC_7_BUFn_RDY is set. For option (b), task is enabled asynchronously to the sensor frame boundaries. The CSI_MEM_WR_EN bit in the IC configuration register should be set/cleared either when the CSI is disabled or during the ICal blanking interval.	For option (a), the FSU waits for the trigger after the task has been enabled. If the trigger arrives and the output buffer in the system memory is ready, then the FSU signals the IC to start data transferring from the CSI to the system memory. If the trigger arrives and output buffer in the system memory is not ready then the FSU signals the IC to stop working and frame is dropped (the BAYER_FRM_LOST_ERR interrupt is set).
Video coming from the system memory to the IC for preprocessing for encoding and sent back to the system memory. (MEM --> IC (PRP ENC) --> MEM)	Manual on input (source - the core), manual on output (destination - the core)	Choose manual-out flow by setting PRPENC_DEST_SEL to 0 for the core. Task is enabled by RWS_EN = 1 and PRPENC_EN = 1. Task is triggered when both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_6_BUFn_RDY. ENC Input buffer ready is valid by setting ENC_IN_VALID. ENC output buffer ready is indicated by setting DMAIC_0_BUFn_RDY by the core.	After the task is enabled and If input buffer is ready and valid there are two cases: a) the VF task is enabled and its input buffer valid. b) the VF task is not enabled or its input buffer is not valid. In the first case the FSU will signals the IC to start working on encoding task only if both output buffers of VF and ENC are ready. In the second case the FSU will signals the IC to start working on encoding task when ENC output buffer is ready.
	Manual on input (source - the core), automatic on output (destination - the IC (ROT ENC))	Choose auto-out flow by setting PRPENC_DEST_SEL to1 for ROTENC. Task is enabled by RWS_EN = 1 and PRPENC_EN = 1. Task is triggered when both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_6_BUFn_RDY. ENC input buffer ready is valid by setting ENC_IN_VALID. ENC output buffer ready is indicated set by EOF of rotation for encoding channel (DMAIC_10_LBF).	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from the system memory to the IC for pre-processing for view-finder and back to the system memory or directly to the ADC. (MEM --> IC (PRP VF) --> MEM)	Manual on input (source - the core), manual on output (destination - the core)	Choose manual-out flow by setting PRPVF_DEST_SEL to 0. Task is enabled by RWS_EN = 1 and PRPVF_EN = 1. Task is triggered when both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_6_BUFn_RDY. VF input buffer ready is valid by setting VF_IN_VALID. VF output buffer ready is indicated by setting DMAIC_1_BUFn_RDY by the core.	After the task is enabled and If input buffer is ready and valid there are two cases: a) the ENC task is enabled and its input buffer valid. b) the ENC task is not enabled or its input buffer is not valid. In the first case the FSU will signals the IC to start working on encoding task only if both output buffers of VF and ENC are ready. In the second case the FSU will signals the IC to start working on encoding task when VF output buffer is ready.
	Manual on input (source - the core), automatic on output (destination - the IC (ROT VF) or the SDC (BG/FG) or the ADC (SYS1/2))	Choose auto-out flow by setting PRPENC_DEST_SEL to: - 1 for ROTVF - 2 for the ADCSYS1 - 3 for the ADCSYS2 - 4 for the SDCBG - 5 for the SDCFG - 6 for the ADC direct. Task is enabled by RWS_EN = 1 and PRPVF_EN = 1. Task is triggered when both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_6_BUFn_RDY. VF input buffer ready is valid by setting VF_IN_VALID. VF output buffer ready is indicated by EOF of the DMA channel which is defined by PRPENC_DEST_SEL. For SDCBG, SDCFG, ADC direct output buffer is always ready	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from sensor to the IC for pre-processing for encoding and back to the system memory. (CSI --> IC (PRP ENC) --> MEM)	Manual on output (destination - the core)	Choose manual-out flow by setting PRPENC_DEST_SEL to 0 for the core. Task is enabled by RWS_EN = 0 and PRPENC_EN = 1. Task is triggered by CSI internal output (CSI_IC_NF) if output buffer is ready. ENC input is valid by SKIP_ENC_FRM = 0. ENC output buffer ready is indicated by setting DMAIC_0_BUFn_RDY by the core.	After the task is enabled, the FSU waits for its trigger. If the trigger arrives and the output buffer in the system memory is ready, then the FSU signals the IC to start processing the data from the CSI and send it to the system memory after processing. If the trigger arrives and output buffer in the system memory is not ready then the FSU signals the IC to stop working and frame is dropped (ENC_FRM_LOST_ERR interrupt is set).
	Automatic on output (destination - the IC (ROT ENC))	Choose auto-out flow by setting PRPENC_DEST_SEL to 1for the core. Task is enabled by RWS_EN = 0 and PRPENC_EN = 1. Task is triggered by CSI internal output (CSI_IC_NF) if output buffer is ready. ENC input is valid by SKIP_ENC_FRM = 0. ENC output buffer ready is indicated by EOF of rotation for encoding channel (DMAIC_10_LBF).	
Video coming from sensor to the IC for pre-processing for view-finder and back to the system memory. (CSI --> IC (PRP VF) --> MEM), CSI --> IC (PRP VF) --> ADC (PRP))	Manual on output (destination - the core)	Choose manual-out flow by setting PRPVF_DEST_SEL to 0 for the core. Task is enabled by RWS_EN = 0 and PRPVF_EN = 1. Task is triggered by CSI internal output (CSI_IC_NF) if output buffer is ready. VF input is valid by SKIP_VF_FRM = 0. ENC output buffer ready is indicated by setting DMAIC_1_BUFn_RDY by the core.	After the task is enabled, the FSU wait for its trigger. If the trigger arrives and the output buffer in the system memory is ready, then the FSU signals the IC to start working - process the data from CSI and send it to the system memory after processing. If the trigger arrives and output buffer in the system memory is not ready then the FSU signals the IC to stop working and frame is dropped (VF_FRM_LOST_ERR interrupt is set).
	Automatic on output (destination - the IC (ROT VF) or the SDC or the ADC)	Choose auto-out flow by setting PRPVF_DEST_SEL to: - 1 for ROTVF. - 2 for the ADCSYS1. - 3 for the ADCSYS2. - 4 for the SDCBG. - 5 for the SDCFG. - 6 for the ADC direct. Task is enabled by RWS_EN = 0 and PRPVF_EN = 1. Task is triggered by CSI internal output (CSI_IC_NF) if output buffer is ready. VF input is valid by SKIP_VF_FRM = 0. VF output buffer ready is indicated by EOF of the DMA channel which is defined by PRPVF_DEST_SEL.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from the system memory to the IC for rotation for encoding and back to the system memory. (MEM --> IC (ROT ENC) --> MEM)	Manual on input (source - the core), manual on output (destination - the core)	Choose manual-in flow by setting PRPENC_ROT_SRC_SEL to 0 for the core. Task is enabled by PRPENC_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_10_BUFn_RDY by the core. Output buffer ready is indicated by setting DMAIC_8_BUFn_RDY by the core.	After the task is enabled and If input buffer and output buffer are ready, the FSU will signal rotation unit to start working on rotation for encoding task.
	Automatic on input (source - the IC (PRP ENC), manual on output (destination - the core)	Choose auto-in flow by setting PRPENC_ROT_SRC_SEL to 1 for ENC. Task is enabled by PPRPENC_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by output EOF of encoding task (DMAIC_0_LBF). Output buffer ready is indicated by setting DMAIC_8_BUFn_RDY by the core.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from the system memory to the IC for rotation for view-finder and back to the system memory. (MEM --> IC (ROT VF) --> MEM)	Manual on input (source - the core), manual on output (destination - the core)	Choose manual-in flow by setting PRPVF_ROT_SRC_SEL to 0 for the core. Choose manual-out flow by setting PRPVF_ROT_DEST_SEL to 0 for the core. Task is enabled by PRPVF_ROT = 1. Task is triggered if both input and output buffers are ready. input buffer ready is indicated by setting DMAIC_11_BUFn_RDY by the core. Output buffer ready is indicated by setting DMAIC_9_BUFn_RDY by the core.	After the task is enabled and If input buffer and output buffer are ready, the FSU will signal rotation unit to start working on rotation for view-finder task.
	Automatic on input (source - the IC (PRP VF)), manual on output (destination - the core)	Choose auto-in flow by setting PRPVF_ROT_SRC_SEL to 1 for VF. Choose manual-out flow by setting PRPVF_ROT_DEST_SEL to 0 for the core. Task is enabled by PRPVF_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by output EOF of encoding task (DMAIC_1_LBF). Output buffer ready is indicated by setting DMAIC_9_BUFn_RDY by the core.	
	Manual on input (source - the core), automatic on output (destination - the SDC or the ADC)	Choose manual-in flow by setting PRPVF_ROT_SRC_SEL to 0 for the core. Choose auto-out flow by setting PRPVF_ROT_DEST_SEL to: - 2 for the ADCSYS1. - 3 for the ADCSYS2. - 4 for the SDCBG. - 5 for the SDCFG. Task is enabled by PRPVF_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_11_BUFn_RDY by the core. Output buffer ready is indicated by EOF of the DMA channel which is defined by PRPVF_ROT_DEST_SEL.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from the system memory to the IC for rotation for view-finder and back to the system memory. (MEM --> IC (ROT VF) --> MEM)	Automatic on input (source - the IC (PRP VF)), automatic on output (destination - the SDC or the ADC)	Choose manual-in flow by setting PRPVF_ROT_SRC_SEL to 1 for VF. Choose auto-out flow by setting PRPVF_ROT_DEST_SEL to: - 2 for the ADCSYS1. - 3 for the ADCSYS2. - 4 for the SDCBG. - 5 for the SDCFG. Task is enabled by PRPVF_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by output EOF of encoding task (DMAIC_1_LBF). Output buffer ready is indicated by EOF of the DMA channel which is defined by PRPVF_ROT_DEST_SEL.	
Video coming from the system memory to the IC for post-processing and back to the system memory or to the ADC. (MEM --> IC (PP) --> MEM MEM --> IC (PP) --> ADC (PP))	Manual on input (source - the core), manual on output (destination - the core)	Choose manual-in flow by setting PP_SRC_SEL to 0 for the core. Choose auto-out flow by setting PP_DEST_SEL to 0 for the core. Task is enabled by PP_EN = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_5_BUFn_RDY by the core. Output buffer ready is indicated by setting DMAIC_2_BUFn_RDY by the core.	After the task is enabled and If input buffer and output buffers are ready then the FSU will signal the IC to start working on post-processing (PP) task. From now on, the FSU will check if input and output buffers are ready after completion frame processing. If they are ready, it will signal the IC again to start working, else it will wait until the buffer are ready or until task is disabled.
	Manual on input (source - the core), automatic on output (destination - the IC (ROT PP) or the SDC or the ADC)	Choose manual-in flow by setting PP_SRC_SEL to 0 for the core. Choose auto-out flow by setting PP_DEST_SEL to: 1 for ROTPP. 2 for the ADCSYS1. 3 for the ADCSYS2. 4 for the SDCBG. 5 for the SDCFG. 6 for the ADC direct. Task is enabled by PP_EN = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_5_BUFn_RDY by the core. Output buffer ready is indicated by EOF of the DMA channel which is defined by PP_DEST_SEL.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from the system memory to the IC for post-processing and back to the system memory or to the ADC. (MEM --> IC (PP) --> MEM MEM --> IC (PP) --> ADC (PP))	Automatic on input (source - the PF or ROTPP), manual on output (destination - the core)	Choose auto-in flow by setting PP_SRC_SEL to: 1 for the PF. 2 for ROTPP. Choose manual-out flow by setting PP_DEST_SEL to 0 for the core. Task is enabled by PP_EN = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by output EOF of the DMA channel which is defined by PP_SRC_SEL. Output buffer ready is indicated by setting DMAIC_2_BUFn_RDY by the core.	
	Automatic on input (source - the PF or ROT), automatic on output (destination - ROTPP or the SDC or the ADC)	Choose auto-in flow by setting PP_SRC_SEL to: 1 for the PF for ROTPP. Choose auto-out flow by setting PP_DEST_SEL to: - 1 for ROTPP. - 2 for the ADCSYS1. - 3 for the ADCSYS2. - 4 for the SDCBG. - 5 for the SDCFG. - 6 for the ADC direct. Task is enabled by PP_EN = 1. Task is triggered by EOF of this task (DMAIC_5_LBF). Input buffer ready is indicated by output EOF of the DMA channel which is defined by PP_SRC_SEL. Output buffer ready is indicated by EOF of the DMA channel which is defined by PP_DEST_SEL.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from the system memory to the IC for rotation for post-processing and back to the system memory. (MEM --> IC (ROT PP) --> MEM)	Manual on input (source - the core), manual on output (destination - the core)	Choose manual-in flow by setting PP_ROT_SRC_SEL to 0 for the core. Choose auto-out flow by setting PP_ROT_DEST_SEL to 0 for the core. Task is enabled by PP_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_13_BUFn_RDY by the core. Output buffer ready is indicated by setting DMAIC_12_BUFn_RDY by the core.	After the task is enabled and If input and output buffers are ready, the FSU will signal the rotation unit to start working on rotation for PP task. From now, the FSU will check if input and output buffers are ready after completion frame processing. If they are ready, it will signal the rotation unit again to start working, else it will wait until the buffer are ready or until task is disabled.
	Manual on input (source - the core), automatic on output (destination - the IC (PP) or the SDC or the ADC)	Choose manual-in flow by setting PP_ROT_SRC_SEL = to 0 for the core. Choose auto-out flow by setting PP_ROT_DEST_SEL to: - 1 for PP. - 2 for the ADCSYS1. - 3 for the ADCSYS2. - 4 for the SDCBG. - 5 for the SDCFG. Task is enabled by PP_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAIC_13_BUFn_RDY by the core. Output buffer ready is indicated by EOF of the DMA channel which is defined by PP_ROT_DEST_SEL.	
	Automatic on input (source - the IC (PP) or the PF), manual on output (destination - the core)	Choose auto-in flow by setting PP_ROT_SRC_SEL to: - 1 for PP. - 2 for the PF. Choose manual-out flow by setting PP_DEST_SEL to 0 for the core. Task is enabled by PP_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by output EOF of the DMA channel which is defined by PP_ROT_SRC_SEL. Output buffer ready is indicated by setting DMAIC_12_BUFn_RDY by the core.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video coming from the system memory to the IC for rotation for post-processing and back to the system memory. (MEM --> IC (ROT PP) --> MEM)	Automatic on input (source - the IC (PP) or the PF), automatic on output (destination - the IC (PP) or the SDC or the ADC)	Choose auto-in flow by setting PP_ROT_SRC_SEL to: 1 for PP. 2 for the PF. Choose auto-out flow by setting PP_ROT_DEST_SEL to: - 1 for PP. - 2 for the ADCSYS1. - 3 for the ADCSYS2. - 4 for SDCBG. - 5 for the SDCFG. Task is enabled by PP_ROT = 1. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by output EOF of the DMA channel which is defined by PP_ROT SRC_SEL. Output buffer ready is indicated by EOF of the DMA channel which is defined by PP_ROT_DEST_SEL.	
Video coming from the system memory for post-filtering and back to the system memory. (MEM --> PF --> MEM)	Manual on input (source - the core), manual on output (destination - the core)	Choose manual-out flow by setting the PF_DEST_SEL to 0 for the core. Task is enabled by the PF_TYPE ≠ 0b00. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAPF_0/1/2/3/4_BUFn_RDY by the core. Output buffer ready is indicated by setting DMAIC_5/6/7_BUFn_RDY by the core.	After the task is enabled and If input buffer and output buffers are ready, the FSU will signal the PF unit to start working on the post-filtering task. From now on, the FSU will check if input and output buffers are ready after completion current frame processing. If they are ready it will signal the PF unit again to start working, else it will wait until the buffer are ready or until task is disabled.
	Manual on input (source - the core), automatic on output (destination - the IC (ROT PP) or the IC (PP))	Choose manual-out flow by setting the PF_DEST_SEL to: 1 for PP. 2 for PP_ROT. Task is enabled by the PF_TYPE ≠ 0b00. Task is triggered if both input and output buffers are ready. Input buffer ready is indicated by setting DMAPF_0/1/2/3/4_BUFn_RDY by the core. Output buffer ready is indicated by EOF of the DMA channel which is defined by the PF_DEST_SEL.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video or graphics coming from the system memory for display by the SDC as foreground. (MEM --> SDC (FG))	Manual on input (source - the core)	Choose manual-out flow by setting the SDC0_SRC_SEL to 0 for the core. Task is enabled by the SDC_EN = 1. Task is triggered by the FG_EN = 1. Input buffer ready is indicated by setting DMASDC_0_BUFn_RDY.	Task is enabled by the SDC_EN. The SDC sends a request to the FSU for asking if there is a new foreground buffer. The FSU acknowledges if the foreground input buffer is ready. For dumb displays, the SDC sends DMA request for refreshing the foreground plane independently on the FSU acknowledge.
	Automatic on input (the IC (PRP VF) or the IC (PP) or the IC (ROT VF) or the IC (ROT PP))	Choose auto-out flow by setting the SDC0_SRC_SEL to: - 1 for ROTVF. - 2 for ROTPP. - 3 for VF. - 4 for PP. Task is enabled by the SDC_EN = 1. Task is triggered by the FG_EN = 1. Input buffer ready is indicated by EOF of the DMA channel which is defined by the SDC0_SRC_SEL.	
Video or graphics coming from the system memory for display by the SDC as background. (MEM --> SDC (BG))	Manual on input (source - the core)	Choose manual-out flow by setting the SDC0_SRC_SEL to 0 for the core. Task is enabled by the SDC_EN = 1. Task is triggered by the BG_EN = 1. Input buffer ready is indicated by setting DMASDC_0_BUFn_RDY.	Task is enabled by the SDC_EN. The SDC sends a request to the FSU for asking if there is a new background buffer. The FSU acknowledges if the foreground input buffer is ready. For dumb displays, the SDC sends DMA request for refreshing the background plane independently on the FSU acknowledge.
	Automatic on input (the IC (PRP VF) or the IC (PP) or the IC (ROT VF) or the IC (ROT PP))	Choose auto-out flow by setting the SDC1_SRC_SEL to: - 1 for ROTVF. - 2 for ROTPP. - 3 for VF. - 4 for PP. Task is enabled by the SDC_EN = 1. Task is triggered by the BG_EN = 1. Input buffer ready is indicated by EOF of the DMA channel which is defined by the SDC1_SRC_SEL.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video or graphics coming from the system memory for display by the ADC channel 1. (MEM --> ADC (SYS1))	Manual on input (source - the core)	Choose manual-out flow by setting the ADC2_SRC_SEL to 0 for the core. Task is enabled when SYS1_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Task is triggered if the input buffer is ready. Input buffer ready is indicated by setting DMAADC_2_BUFn_RDY by the core. If SYS1_MODE = 7 (command mode), setting DMAADC_4_BUFn_RDY by the core is also required.	After the task is enabled and If input buffer is ready, the FSU will signal the ADC to start transferring data from memory to display on the system channel 1. From now on, the FSU will check if input and buffer is ready after current frame transfer. If buffer is ready it will signal the ADC again to start working, else it will wait until the buffer is ready or until task is disabled.
	Automatic on input (source - the IC (PRP VF) or the IC (PP) or the IC (ROT VF) or the IC (ROT PP))	Choose manual-out flow by setting the ADC2_SRC_SEL to: - 1 for ROTVF. - 2 for ROTPP. - 3 for VF. - 4 for PP. Task is enabled when SYS1_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Task is triggered if the input buffer is ready. Input buffer ready is indicated by EOF of the DMA channel which is defined by the ADC2_SRC_SEL. If SYS1_MODE = 7 (command mode), setting DMAADC_4_BUFn_RDY by the core is also required.	
	Snooping mode	Choose snoop mode by setting the ADC2_SRC_SEL to 5. Task is enabled when SYS1_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Task is triggered if the input buffer is ready. Input buffer ready is indicated when SNOOP signal for channel 1 comes from the EMI towards the IPU.	
	ADC autorefresh	Choose ADC refresh by setting the ADC2_SRC_SEL to 6. Task is enabled when SYS1_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Configure AUTO_REF_PER to the wanted autorefresh period (see the IPU_FS_DISP_FLOW register). Task is triggered if the input buffer is ready. Input buffer ready is indicated when the ADC_REFRESH signal for channel 1 is asserted.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video or graphics coming from the system memory for display by the ADC channel 1. (MEM --> ADC (SYS1))	ADC autorefresh with snooping	Choose ADC refresh with snooping by setting the ADC2_SRC_SEL to 7. Task is enabled when SYS1_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Configure AUTO_REF_PER to the wanted period of refresh time (see IPU_FS_DISP_FLOW register). Task is triggered if the input buffer is ready. Input buffer ready is indicated when the ADC_REFRESH signal for channel 1 is asserted after or with snoop signal.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video or graphics coming from the system memory for display by the ADC channel 2. (MEM --> ADC (SYS2))	Manual on input (source - the core)	Choose manual-out flow by setting the ADC3_SRC_SEL to 0 for the core. Task is enabled when SYS2_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Task is triggered if the input buffer is ready. Input buffer ready is indicated by setting DMAADC_3_BUFn_RDY by the core. If SYS2_MODE = 7 (command mode), setting DMAADC_5_BUFn_RDY by the core is also required.	After the task is enabled and If input buffer is ready, the FSU will signal the ADC to start transferring data from memory to display on the system channel 2. From now on, the FSU will check if input and buffer is ready after current frame transfer. If buffer is ready it will signal the ADC again to start working, else it will wait until the buffer is ready or until task is disabled.
	Automatic on input (source - the IC (PRP VF) or the IC (PP) or the IC (ROT VF) or the IC (ROT PP))	Choose manual-out flow by setting the ADC3_SRC_SEL to: - 1 for ROTVF. - 2 for ROTPP. - 3 for VF. - 4 for PP. Task is enabled when SYS2_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Task is triggered if the input buffer is ready. Input buffer ready is indicated by EOF of the DMA channel which is defined by the ADC3_SRC_SEL. If SYS2_MODE = 7 (command mode), setting DMAADC_5_BUFn_RDY by the core is also required.	
	Snooping mode	Choose snoop mode by setting the ADC3_SRC_SEL to 5. Task is enabled when SYS2_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Task is triggered if the input buffer is ready. Input buffer ready is indicated when SNOOP signal for channel 2 comes from the EMI towards the IPU.	
	ADC autorefresh	Choose ADC refresh by setting the ADC3_SRC_SEL to 6. Task is enabled when SYS2_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Configure AUTO_REF_PER to the wanted autorefresh period (see the IPU_FS_DISP_FLOW register). Task is triggered if the input buffer is ready. Input buffer ready is indicated when the ADC_REFRESH signal for channel 2 is asserted.	

Table 31-166. Programming IPU Flows and Tasks (Continued)

Tasks Chain	Frame Synchro-nization Mode	Control Bits Configuration	Description
Video or graphics coming from the system memory for display by the ADC channel 2. (MEM --> ADC (SYS2))	ADC autorefresh with snooping	Choose ADC refresh with snooping by setting the ADC3_SRC_SEL to 7. Task is enabled when SYS2_MODE = 1 or 3 or 5 or 6 or 7 (write to display). Configure AUTO_REF_PER to the wanted period of refresh time (see IPU_FS_DISP_FLOW register). Task is triggered if the input buffer is ready. Input buffer ready is indicated when the ADC_REFRESH signal for channel 2 is asserted after or with snoop signal.	

31.4.8.2.2 Frame Synchronization Flow

1. Initialization

   The core initializes all parameters for a task by writing to the GCR and to the parameters memories which reside in IPU submodules. The initialization must occur before the core enables the task.

2. Enabling

   After the initialization step has been completed, the core enables the task by setting its enable bit in a appropriate register.

3. Triggering

   After the task is enabled, the FSU waits for triggering signal. The triggering signals is a combination of the enable bit and the buffer ready signal which can be driven by the core (DMA<BL>_<#>_BUF_RDY) and/or by the preceding task (DMA<BL>_<#>_EOF).

   The trigger causes the FSU to invoke the relevant unit to start by assertion of the <TASK>_NEW_FRM_RDY signal. In some cases triggering occurs at the enabling step (when the enable bit is the trigger for the task).

4. Operating

   The triggering step cause the task to move to active mode, this is the operating step. In this step, the FSU monitors the synchronization signals from core, IDMAC and the corresponding processing units, and controls the units operation. The FSU also controls the IDMAC buffer toggling when double buffer page flipping is used.

   The FSU checks at end of each frame if the next frame can be served. If the answer is yes, the FSU stays in active mode with re-sending the <TASK>_NEW_FRM_RDY signal and updating the relevant flags (e.g. DMA<BL>_<#>_CUR_BUF and DMA<BL>_<#>_BUF_RDY). If the answer is no, the FSU moves to pause mode and pauses the task waiting until the next frame can be served.

5. Disabling

   When the task is disabled by the core (by negating the enable bit), it moves back to non-active mode.

31.4.8.2.3 Frame Synchronization Example

The following example describes the flow of the pre-processing task in the IC. The example will be explained step by step.

1. Initialization

   The core should initialize all relevant parameters:

   — Initialize the GCR parameters which relevant for this task.

   — Initialize the Task Parameter Memory of the IC with the relevant parameters for this task.

   — Initialize the Channel Parameter Memory of IDMAC: post-processing video input channel (DMAIC_CB5), post-processing graphics input channel (DMAIC_CB4).post-processing video output channel (DMAIC_CB3).

   — Initialize the first input buffer of video and graphics and allocate the buffer for output video, and then set the “BUF0/1_RDY” bits for each ready channel.

2. Enabling

   The core should set the proper bit in GCR for enabling the task. In this example the bit is PP_EN in IC_CONF Register (Figure 31-159).



Figure 31-159. Initialization and Enabling Steps

3. Triggering

   In this case, trigger condition is when buffers of input and output video are ready (DMAIC_5(2)_BUF0_RDY is set) and task is enabled (PP_EN are set). Then the FSU sends the PP_NEW_FRM_RDY signal to the IC (Figure 31-160).



Figure 31-160. Triggering Step

4. Operating

   After the IC has got PP_NEW_FRM_RDY, it sends the DMAIC_CB5_RQ request to the IDMAC for fetching input video from the system memory. (In this case, the IC also sends DMAIC_CB5_NF indicating the first request for the frame).

   The IDMAC starts fetching data from the input video buffer and send it to the IC using DMA internal protocol ((see Figure 31-161). When IDMAC sends acknowledge to IC (DMAIC_CB5_ACK), it also generates the DMAIC_CB5_NFACK signal which indicate that the current request was accompanied with the new frame signal from the IC. This signal is sent to the FSU for buffer toggling when double buffer mode is set and also as an interrupt to the core.

   The FSU resets DMAIC_5_BUF0_RDY to indicate the core that this buffer is read. Meanwhile the core can prepare buffer 1 (in double buffer mode) or wait for end of frame (in single buffer mode).



Figure 31-161. Operating Step—First Input Data Fetching

When the IC begins combining (if needs) it should receive graphics data from the DMA channel 4 (see Figure 31-162). The IC sends the request and the new frame signals. The IDMAC fetches graphics data from the input graphics buffer and send it to the IC. The IDMAC also sends DMAIC_CB4_NFACK which causes toggling in the FSU in double buffer mode. The FSU resets DMAIC_4_BUF0_RDY to indicate that the graphics buffer is read.



Figure 31-162. Operating Step—First Input Graphics Fetching

When the IC finishes processing the first burst (video and graphics) it send to the IDMAC the request and the new frame signal for output of the video buffer (see Figure 31-163). The IDMAC should transfer the burst to the video output buffer in the system memory. It sends DMAIC_CB2_NFACK to the FSU which causes toggling in the FSU in double buffer mode. The FSU resets DMAIC_2_BUF0_RDY to indicate that the output buffer is being written. The core should wait for finish of writing into output buffer (DMAIC_CB2_EOF) before reading it (*).



Figure 31-163. Operating Step—First Output Data Writing to the System Memory

When the IC continues processing the current frame, the last three steps are repeated without asserting the new frame signal and the FSU is not involved in the process.

When the whole input frame is read, the IDMAC sends the DMAIC_CB5_EOF signal and masks this channel. The same happens for other channels (graphics channel is masked after all graphics was read and output channel is masked after all output was written to the memory). The FSU monitors only the video input channel end of frame signal (DMAIC_CB5_EOF). When it arrives (also interrupt to the core is sent), the FSU checks if task is still enabled and if the next buffer is ready (BUF1 in double buffer mode and BUF0 in single buffer mode).

The FSU waits for readiness of the buffers. If the buffer is ready, the FSU sends PP_NEW_FRM_RDY to the IC and the whole process starts again. If task is not enabled, then the FSU returns to the idle state.

During current frame processing, the core should fill the next input graphics and video buffers, read the previous output buffer and then set the relevant frame ready bits for each channel. The core can re-configure parameters in the GCR and in parameter memory but only when the task is not active.

31.4.8.3 Interrupt Generator (IG)

The interrupt generator (IG) produces two interrupts to the core—the functional interrupt and the error interrupt. All the interrupts are maskable.

Table 31-167 and Table 31-168 describe both the functional interrupts and the error interrupts.

Table 31-167. Functional Interrupts Summary

Location	Submodule	Interrupt Status Bit Name	Description
IPU_INT_STAT_1	IDMAC	DMAIC_0_EOF	End of frame for IC DMA channel 0
		DMAIC_1_EOF	End of frame for IC DMA channel 1
		DMAIC_2_EOF	End of frame for IC DMA channel 2
		DMAIC_3_EOF	End of frame for IC DMA channel 3
		DMAIC_4_EOF	End of frame for IC DMA channel 4
		DMAIC_5_EOF	End of frame for IC DMA channel 5
		DMAIC_6_EOF	End of frame for IC DMA channel 6
		DMAIC_7_EOF	End of frame for IC DMA channel 7
		DMAIC_8_EOF	End of frame for IC DMA channel 8
		DMAIC_9_EOF	End of frame for IC DMA channel 9
		DMAIC_10_EOF	End of frame for IC DMA channel 10
		DMAIC_11_EOF	End of frame for IC DMA channel 11
		DMAIC_12_EOF	End of frame for IC DMA channel 12
		DMAIC_13_EOF	End of frame for IC DMA channel 13
		DMASDC_0_EOF	End of frame for SDC DMA channel 0
		DMASDC_1_EOF	End of frame for SDC DMA channel 1
		DMASDC_2_EOF	End of frame for SDC DMA channel 2
		DMASDC_3_EOF	End of frame for SDC DMA channel 3
		DMAADC_2_EOF	End of frame for ADC DMA channel 2
		DMAADC_3_EOF	End of frame for ADC DMA channel 3
		DMAADC_4_EOF	End of frame for ADC DMA channel 4
		DMAADC_5_EOF	End of frame for ADC DMA channel 5
		DMAADC_6_EOF	End of frame for ADC DMA channel 6
		DMAADC_7_EOF	End of frame for ADC DMA channel 7
		DMAPF_0_EOF	End of frame for PF DMA channel 0
		DMAPF_1_EOF	End of frame for PF DMA channel 1
		DMAPF_2_EOF	End of frame for PF DMA channel 2
		DMAPF_3_EOF	End of frame for PF DMA channel 3
		DMAPF_4_EOF	End of frame for PF DMA channel 4
		DMAPF_5_EOF	End of frame for PF DMA channel 5
		DMAPF_6_EOF	End of frame for PF DMA channel 6
		DMAPF_7_EOF	End of frame for PF DMA channel 7

Table 31-167. Functional Interrupts Summary (Continued)

Location	Submodule	Interrupt Status Bit Name	Description
IPU_INT_STAT_2	IDMAC	DMAIC_0_NFACK	New frame for IC DMA channel 0
		DMAIC_1_NFACK	New frame for IC DMA channel 1
		DMAIC_2_NFACK	New frame for IC DMA channel 2
		DMAIC_3_NFACK	New frame for IC DMA channel 3
		DMAIC_4_NFACK	New frame for IC DMA channel 4
		DMAIC_5_NFACK	New frame for IC DMA channel 5
		DMAIC_6_NFACK	New frame for IC DMA channel 6
		DMAIC_7_NFACK	New frame for IC DMA channel 7
		DMAIC_8_NFACK	New frame for IC DMA channel 8
		DMAIC_9_NFACK	New frame for IC DMA channel 9
		DMAIC_10_NFACK	New frame for IC DMA channel 10
		DMAIC_11_NFACK	New frame for IC DMA channel 11
		DMAIC_12_NFACK	New frame for IC DMA channel 12
		DMAIC_13_NFACK	New frame for IC DMA channel 13
		DMASDC_0_NFACK	New frame for SDC DMA channel 0
		DMASDC_1_NFACK	New frame for SDC DMA channel 1
		DMASDC_2_NFACK	New frame for SDC DMA channel 2
		DMASDC_3_NFACK	New frame for SDC DMA channel 3
		DMAADC_2_NFACK	New frame for ADC DMA channel 2
		DMAADC_3_NFACK	New frame for ADC DMA channel 3
		DMAADC_4_NFACK	New frame for ADC DMA channel 4
		DMAADC_5_NFACK	New frame for ADC DMA channel 5
		DMAADC_6_NFACK	New frame for ADC DMA channel 6
		DMAADC_7_NFACK	New frame for ADC DMA channel 7
		DMAPF_0_NFACK	New frame for PF DMA channel 0
		DMAPF_1_NFACK	New frame for PF DMA channel 1
		DMAPF_2_NFACK	New frame for PF DMA channel 2
		DMAPF_3_NFACK	New frame for PF DMA channel 3
		DMAPF_4_NFACK	New frame for PF DMA channel 4
		DMAPF_5_NFACK	New frame for PF DMA channel 5
		DMAPF_6_NFACK	New frame for PF DMA channel 6
		DMAPF_7_NFACK	New frame for PF DMA channel 7

Table 31-167. Functional Interrupts Summary (Continued)

Location	Submodule	Interrupt Status Bit Name	Description
IPU_INT_STAT_3	CM	BRK_RQ_STAT	Break request
		STOP_MODE_ACK_EN	Stop mode acknowledge
	SDC	SDC_BG_EOF	End of background frame on SDC output
		SDC_FG_EOF	End of foreground frame on SDC output
		SDC_MSK_EOF	End of mask frame on SDC output
		SDC_DISP3_VSYNC	VSYNC for display 3
	DI	SERIAL_DATA_FINISH	Data transfer finished in DI for low level access
	CSI	CSI_NF	New frame for CSI
		CSI_EOF	End of frame for CSI
	IDMAC	DMAIC_3_SBUF_END	Scroll buffer end for IC DMA channel 3
		DMAIC_4_SBUF_END	Scroll buffer end for IC DMA channel 4
		DMAIC_5_SBUF_END	Scroll buffer end for IC DMA channel 5
		DMAIC_6_SBUF_END	Scroll buffer end for IC DMA channel 6
		DMASDC_0_SBUF_END	Scroll buffer end for SDC DMA channel 0
		DMASDC_1_SBUF_END	Scroll buffer end for SDC DMA channel 1
		DMASDC_2_SBUF_END	Scroll buffer end for SDC DMA channel 2
		DMAADC_2_SBUF_END	Scroll buffer end for ADC DMA channel 2
		DMAADC_3_SBUF_END	Scroll buffer end for ADC DMA channel 3
	ADC	ADC_DISP0_VSYNC	VSYNC for display 0
		ADC_DISP12_VSYNC	VSYNC for displays 1 or 2
		ADC_PRP_EOF	End of frame for ADC PRP channel
		ADC_PP_EOF	End of frame for ADC PP channel
		ADC_SYS1_EOF	End of frame for ADC system 1 channel
		ADC_SYS2_EOF	End of frame for ADC system 2 channel

Table 31-168. Error Interrupts Summary

Location	Submodule	Interrupt Status Name	Description
IPU_INT_STAT_4	IDMAC	DMAIC_0_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 0
		DMAIC_1_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 1
		DMAIC_2_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 2
		DMAIC_3_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 3
		DMAIC_4_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 4
		DMAIC_5_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 5
		DMAIC_6_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 6
		DMAIC_7_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 7
		DMAIC_8_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 8
		DMAIC_9_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 9
		DMAIC_10_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 10
		DMAIC_11_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 11
		DMAIC_12_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 12
		DMAIC_13_NFB4EOF_ERR	New frame before end of frame for IC DMA channel 13
		DMASDC_0_NFB4EOF_ERR	New frame before end of frame for SDC DMA channel 0
		DMASDC_1_NFB4EOF_ERR	New frame before end of frame for SDC DMA channel 1
		DMASDC_2_NFB4EOF_ERR	New frame before end of frame for SDC DMA channel 2
		DMASDC_3_NFB4EOF_ERR	New frame before end of frame for SDC DMA channel 3
		DMAADC_2_NFB4EOF_ERR	New frame before end of frame for ADC DMA channel 2
		DMAADC_3_NFB4EOF_ERR	New frame before end of frame for ADC DMA channel 3
		DMAADC_4_NFB4EOF_ERR	New frame before end of frame for ADC DMA channel 4
		DMAADC_5_NFB4EOF_ERR	New frame before end of frame for ADC DMA channel 5
		DMAADC_6_NFB4EOF_ERR	New frame before end of frame for ADC DMA channel 6
		DMAADC_7_NFB4EOF_ERR	New frame before end of frame for ADC DMA channel 7
		DMAPF_0_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 0
		DMAPF_1_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 1
		DMAPF_2_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 2
		DMAPF_3_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 3
		DMAPF_4_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 4
		DMAPF_5_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 5
		DMAPF_6_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 6
		DMAPF_7_NFB4EOF_ERR	New frame before end of frame for PF DMA channel 7

Table 31-168. Error Interrupts Summary (Continued)

Location	Submodule	Interrupt Status Name	Description
IPU_INT_STAT_5	IC	BAYER_BUF_OVF_ERR	Bayer buffer overflow
		ENC_BUF_OVF_ERR	Encoding buffer overflow
		VF_BUF_OVF_ERR	Viewfinder buffer overflow
	ADC	ADC_PP_TEARING_ERR	Tearing in ADC postprocessing channel
		ADC_SYS1_TEARING_ERR	Tearing in ADC system 1 channel
		ADC_SYS2_TEARING_ERR	Tearing in ADC system 2 channel
		SAHB_ADDR_ERR_EN	Slave AHB base address error
	SDC	SDC_BGD_ERR	Background data not arrived on time
		SDC_FGD_ERR	Foreground data not arrived on time
		SDC_MSKD_ERR	Mask data not arrived on time
	CM	BAYER_FRM_LOST_ERR	Bayer frame lost
		ENC_FRM_LOST_ERR	Encoding frame lost
		VF_FRM_LOST_ERR	View-finder frame lost
	DI	DI_ADC_LOCK_ERR	Display interface locked for ADC access while SDC access should begin
		DI_LLA_LOCK_ERR	Display interface locked for low level access while SDC access should begin
	IDMAC	AHB_M1_ERR	AHB master 1 error response
		AHB_M2_ERR	AHB master 2 error response

31.4.8.4 Debug Unit (DU)

The debug unit (DU) is able to break IPU data/control flows on a core request on an internal event. The DU is controlled by the IPU_BRK_CTRL_1, IPU_BRK_CTRL_2 and IPU_DIAGB_CTRL Registers. Debug status is reflected by the IPU_BRK_STAT Register.

The internal break event may correspond to a selected point in one of processed data frames or an internal signal or simultaneous fulfillment of both conditions. The DU contains an event counter that allows to perform break after given repetition number of the event.

The break data point is selected by definition of the following conditions:

- DMA channel number or CSI output.
- Frame row number in the IDMAC or in the CSI.
- Frame column number in the IDMAC or in the CSI.

Each of the break data point conditions can be masked independently on other conditions. The masked condition is considered as fulfilled and does not affect break.

Internal break signals are composed in five groups corresponding to IPU interrupts.

There are the following modes of entering debug:

1. IPU internal break forces the core to enter debug. Core entering debug forces the IPU to enter debug.
2. IPU internal break forces the core to enter debug. Core entering debug does not force the IPU to enter debug.
3. IPU internal break does not force the core to enter debug. Core entering debug forces the IPU to enter debug.
4. IPU internal break does not force the core to enter debug. Core entering debug does not force the IPU to enter debug.

Exiting debug mode can be done by setting the DBG_EXIT bit.

The IPU has two debug modes:

- DMA transfer stop without freezing of the HSP_CLK clock
- Freeze of the HSP_CLK clock.

In the first mode, all requests to the IDMAC are masked at the break event. The IDMAC completes current data transfers and stops. Other IPU submodules can continue operation for some time. They stop after filling or emptying the corresponding data FIFOs. The core can check IPU data buffers in the external memory for debug purposes. Proper IPU operation can be resumed by assertion the DBG_EXIT bit in the IPU_BRK_CTRL_1 Register.

In the second mode, all IPU clocks excluding clocks used for IP bus interface registers, memories and the DU are stopped immediately. the core can read all internal IPU memories or monitor the DIAGB bus. Proper IPU operation cannot be resumed on exiting freeze mode.

Additionally, the DU provides real-time monitoring of IPU internal signals via the DIAGB bus, which is output to chip external pins. DIAGB signals are arranged in 19 groups (bus configurations). The core change selection of bus configuration during IPU operation.

31.4.8.5 General Configuration Registers

The GCR contains a set of control/status/data registers. It provides IPU interface to the IPS bus. The IPG_CLK rate can be equal to or lower than the HSP_CLK rate. The detail description of the registers is found in Section 31.3, “Memory Map and Register Definition.”

Chapter 32
JSYNC

32.1 Introduction

The main purpose of the JSYNC module is to synchronize the JTAG interface to the ARM_CLK domain. Additionally, the debug reset signal (**dbg_clear_b**) is generated from the asynchronous resets **jtag_trst_b** and **por_b**. **dbg_clear_b** is asserted asynchronously and negated synchronously.

The debugger detector circuit will detect a debug request and sync it to the ARM_CLK. The debug request is captured and held until the debug acknowledge signal (**dbgack**) from the ARM11 is asserted.

Finally, the JSYNC module will monitor the ARM11's DR and DW AHB HADDR[31:28] bits in order to decode the **HSELRS1** and **HSELRS2** inputs to the L2CC module. These inputs will assert upon accesses to the L2CC configuration registers.

Figure 32-1 is a block diagram of the JSYNC module. See Figure 32-8 for a block diagram detailing the miscellaneous portion of the JSYNC module.



Figure 32-1. JSYNC Block Diagram

Table 32-1 lists the input/output signals for the JSYNC.

Table 32-1. JSYNC I/O Signals

Signal	Input or Output	Purpose
arm_sync_hreset_b	Output	Synchronized arm_hreset_b signal
bist_sync_hreset_b	Output	Synchronized hreset_b signal
dbg_clear_b	Output	Debug reset signal
dbgtcken	Output	Synchronous JTAG debug clock enable
freedbgtcken	Output	Debug clock enable for the FREECLK domain
dbgtms	Output	Synchronous JTAG debug test mode select
dbgtdi	Output	Synchronous JTAG debug data in
dbgtdo	Output	Used in ETB
dbgen	Output	Debugger detection signal
rtck	Output	Return clock
a11p_clk_off	Output	Indicates to external CCM clocks can be turned off for low-power state
jsync_dbgrq	Output	Synchronized dbgrq signal
dbgack_hclk_sync	Output	dbgack sync'd to hclk
hsel_l2cc_rs1	Output	L2CC HSELRS1 input
hsel_l2cc_rs2	Output	L2CC HSELRS2 input
evtmon_clk	Output	evtmon clk signal
evtmon_ipg_clk	Output	evtmon ipg clk signal
l1mon_clk	Output	L1 performance monitor clk signal
ect_ipg_clk	Output	ect clk signal
etb_ipg_clk	Output	etb hclk signal
jsync_tcu_clk	Output	clk to arm_clk domain head/tail registers
jsync_mbist_clk	Output	gated clk for l1cc_bist, l2cc_bist
java_mode	Output	ijbit flopped
thumb_mode	Output	itbit flopped
arm11_active	Output	Indicates ARM11 has come out of reset
por_b	Output	inverted por
jsync_disable_trace	Output	ARM_CLK synchronized version of disable_trace platform input signal
etb_clk	Output	etb clk signal
ectcti_clk	Output	ectcti clk signal
htrans_i_out[1:0]	Output	Registered ARM1136 HTRANSI output
htrans_r_out[1:0]	Output	Registered ARM1136 HTRANSR output
htrans_w_out[1:0]	Output	Registered ARM1136 HTRANSW output

Table 32-1. JSYNC I/O Signals (Continued)

Signal	Input or Output	Purpose
htrans_p_out[1:0]	Output	Registered ARM1136 HTRANSP output
vfpabusy_out]	Output	Flopped version of vfpabusy from ARM11 Core
arm_clk	Input	System clock (fast)
per_hclk_en	Input	System clock (slow) enable signal
por	Input	Power-on reset
arm_hreset_b	Input	arm reset signal
per_sync_hreset_b	Input	Synchronized per_hreset_b signal
jtag_tck	Input	JTAG clock
jtag_trst_b	Input	JTAG reset
jtag_tms	Input	JTAG test mode select
jtag_tdi	Input	JTAG data in
arm_tdo	Input	From ARM1136
etm_tdo	Input	From etm
etm_tdo_sel	Input	From etm
edbgrq	Input	Debug request
dbgack	Input	Debug acknowledge from ARM1136
etm_dbgrq	Input	ETM debug request
ect_dbgrq	Input	ECT debug request
avic_wakeup_b	Input	Interrupt request
standbywfi	Input	Stand by and wait for interrupt
l2cc_idle	Input	L2CC is idle
haddr_r [31:28]	Input	arm1136jf-s data read address
haddr_w [31:28]	Input	arm1136jf-s data write address
evtmon_clk_en	Input	Clock enable for evtmon_clk
evtmon_module_en	Input	Clock enable for evtmon_hclk
l1mon_clk_en	Input	Clock enable for l1mon_clk
ect_module_en	Input	Module en used in ect_ipg_clk
etbreg_module_en	Input	Module en used in etb_ipg_clk
etbmem_module_en	Input	Module en used in etb_ipg_clk
mbist_rst_l1cc	Input	l1cc bist signal
ijbit	Input	ijbit from the arm1136jf-s
itbit	Input	itbit from the arm1136jf-s
htrans_i[1:0]	Input	From ARM1136 HTRANSI, used in arm11_active, HTRANS regs

Table 32-1. JSYNC I/O Signals (Continued)

Signal	Input or Output	Purpose
htrans_r[1:0]	Input	Registered ARM1136 HTRANSR
htrans_w[1:0]	Input	Registered ARM1136 HTRANSW
htrans_p[1:0]	Input	Registered ARM1136 HTRANSP
vfpabusy	Input	ARM1136JF-S signal
disable_trace	Input	Signal to disable ARM11 platform's real-time trace port (ETM11)
clkctl_gp_ctrl[7:5]	Input	Bits 5-7 from clkctl's control register
any_scan_mode	Input	SCC Scan mode
any_test_mode	Input	SCC Test mode
scan_enable	Input	Scan mode enable

32.2 A11P_CLK_OFF

The platform's **a11p_clk_off** output signal is connected to the external clock control module (CCM) and determines if the ARM_CLK and MEM_CLK should be running (**a11p_clk_off** = LOW) or turned off (**a11p_clk_off** = HIGH.) This signal asserts according to the following equation:

a11p_clk_off = **avic_wakeup_b** & (!**dbgen** || **clkctl_gp_ctrl[7]**) & **standbywfi** & **l2cc_idle** & **clkctl_gp_ctrl_15_12[12]**;

The **avic_wakeup_b** term in this equation from the AVIC module and is a combination of the asynchronous versions of fast and normal interrupts in that module. The **dbgen** term is necessary since the clock to the ARM11 must stay on at all times if a debugger is being used or else the JTAG sequences will not work. The **clkctl_gp_ctrl[7]** is added to allow the option of either allowing the clocks to continue or to be turned off in debug mode by modifying this bit. The **standbywfi** equation assures the ARM11 has executed the wait-for-interrupt instruction, drained the write buffer and has no outstanding transactions in progress. The **l2cc_idle** signal assures that the L2CC module also has no outstanding transactions on any of its slave or master ports.

NOTE

The **a11p_clk_off** output signal is an asynchronous signal and must be synchronized in the external CCM.

NOTE

Care should be taken such that wake-up interrupts are level sensitive rather than edge so that no clocks are needed for avic_wakeup_b to assert

32.3 Hardware Clock Control

Clock gating will be done for the modules within the processor domain. The modules in the peripheral domain will use the CLKCTL module for clock gating.

Hardware clock control is performed as shown in Table 32-2.

Table 32-2. Hardware Clock Control Truth Tables

Scan Enable	Module Enable	Gated Clock
0	0	OFF
0	1	ON
1	0	ON
1	1	ON

Figure 32-2 shows the clock control circuit.



Figure 32-2. Clock Control Circuit

See Table 32-3 for clocking control information.

Table 32-3. Clocking Controls

Clock	Module Enable	Scan Enable
l1mon_clk	l1mon_clk_en	any_scan_mode
evtmon_clk	evtmon_clk_en	any_scan_mode
evtmon_ipg_clk	(evtmon_module_en & per_hclken)	any_scan_mode
ect_ipg_clk	ect_module_en & per_hclken	any_scan_mode
etb_ipg_clk	(etbreg_module_en || etbmem_module_en || (per_sync_hreset_b && !per_sync_hreset_b_delayed))s & per_hclken	any_scan_mode
etb_clk	(clkctl_gp_ctrl_6 || dbgen) && !jsync_disable_trace	any_test_mode
ectcti_clk	(clkctl_gp_ctrl_5 || dbgen) && !jsync_disable_trace	any_scan_mode
jsync_tcu_clk	any_scan_mode	any_scan_mode
jsync_mbist_clk	any_test_mode	any_test_mode

32.4 ARM1136EJ-S JTAG Port Clocking and Synchronization Considerations

The ARM1136EJ-S does not support direct connection to the JTAG interface. The JTAG interface must be synchronized to the CLK domain. A JTAG synchronizer will need to have an “always” clock running to it in order to detect JTAG activity. The JTAG TCLK synchronizer circuit is show in Figure 32-3.



Figure 32-3. JTAG TCLK Synchronizer Circuit

32.5 DBG_CLEAR_B Generation

The power-on-reset (**por**) and the JTAG reset (**jtag_trst_b**) will be combined to drive the **dbg_clear_b** signal to the ARM11. The **dbg_clear_b** output of the JSYNC module can be considered as the JTAG or debug reset of the platform. The **dbg_clear_b** signal will assert asynchronously when either **jtag_trst_b** asserts or **por** deasserts, and will negate synchronously to ARM_CLK (through a synchronizer.) Figure 32-4 shows the **dbg_clear_b** circuit diagram while Figure 32-5 is a timing diagram for **dbg_clear_b**.



Figure 32-4. DBG_CLEAR_B Circuit



Figure 32-5. DBG_CLEAR_B Timing

32.6 Debugger Detector

The ARM1136EJ-S must have ARM_CLK running whenever a JTAG debugger is present and active.The presence of an active JTAG debugger will be detected by monitoring to see if the JTAG tap-controller exits the test-logic-reset. The JTAG tap-controller will exit the test-logic-reset state if TMS is driven low on a rising edge of TCK while TRST is negated. The signal **dbgen** will assert to indicate a debugger is connected.

The **jsync_dbgrq** signal will also be asserted if an etm debug request is received (**etm_dbgrq**) or if an ect debug request is received (**ect_dbgrq**.) The etm debug request and the ect debug request come straight from flops, so they can go directly to debug request and to the core. The **dbgen** signal will stay asserted until a **dbgack** signal is received from the ARM11. The detection circuit is shown in Figure 32-6 and Figure 32-8.

NOTE

edbgrq must be asserted for at least 2 ARM_CLK cycles.



Figure 32-6. Circuit Indicating a Debugger Is Present



Figure 32-7. jsync_dbgrq Circuit

32.7 Miscellaneous Functionality

This section covers all of the miscellaneous functionality that is included in the JSYNC. Figure 32-8 is a block diagram detailing the miscellaneous functionality in the JSYNC.



Figure 32-8. JSYNC Block Diagram: Miscellaneous Functionality

32.7.1 L2CC Decode

The JSYNC module will monitor the ARM11's DR and DW AHB HADDR[31:28] bits in order to decode the **HSELRS1** and **HSELRS2** inputs to the L2CC module. These inputs will assert on accesses to the L2CC configuration registers.

32.7.2 Java Mode and Thumb Mode Bits

The JSYNC module will store the input values of **ijbit** and **itbit** in flip-flops clocked by ARM_CLK. **ijbit** is the ARM1136 Java Mode Indicator. **itbit** is the ARM1136 Thumb mode indicator. The output values for these inputs are **java_mode** and **thumb_mode** for ijbit and itbit, respectively.

32.7.3 Multiplexor For "dbgtdo"

The **dbgtdo** signal is the output of a mux with **etm_tdo_sel** as the select line. **etm_tdo_sel** is coming from the etm block. If asserted, the **dbgtdo** signal from the etm block will be selected (**etm_tdo** in the JSYNC). If not asserted, the **dbgtdo** signal will be the **dbgtdo** signal from the ARM1136 (**arm_tdo** in the JSYNC).

32.7.4 Generation of "arm11_active"

The **arm11_active** signal is the output of a flop clocked by arm_clk. The input of the flop is **htrans_i_1**, which is the HTRANSI[1] signal from ARM1136. **arm11_active** indicates that the ARM1136 has come out of reset.

32.7.5 The Disable Trace Function

The **disable_trace** signal is a platform-level input signal and will disable the ARM11 platform's real-time trace port (ETM11). The input signal **disable_trace** is synchronized to TCLK. The **jsync_disable_trace** output signal is a flopped version of **disable_trace** that has been synchronized to ARM_CLK.

The Disable Trace function controls access to the ETM trace and therefore visibility to any internal information that is accessible through the ETM. In most systems the **disable_trace** input is related to security. When the part is in one of the secured modes, tracing is disabled. Our platform is designed such that off-platform chip logic can turn the **disable_trace** signal on and off without needing to go through reset.

32.7.6 The htrans, vfpabusy Registers

The **htrans_i**[1:0], **htrans_r**[1:0], **htrans_w**[1:0], and **htrans_p**[1:0] signals coming from the ARM1136 core are flopped in the JSYNC. The enable bit to flop these signals is bit 7 of the CLKCTL GP control register. The output of these flops is a platform-level output.

Additionally, bit 7 of the CLKCTL GP control register is an enable bit to flop the **vfpabusy** signal coming from the ARM1136. The output of this flop is also a platform-level output (**jsync_vfpabusy**).

32.7.7 Synchronized Resets

The JSYNC module generates a synchronized reset for the **per_hreset_b** signal. This synchronized reset has asynchronous assertion and synchronous negation using a 2-flop synchronizer. Additionally, the **bist_sync_hreset_b** is a synchronized reset signal that has also been synchronized to the **arm_hreset_b** reset signal.

32.7.8 dbgack_hclk_sync

The **dbgack** signal is synchronized to the hclk signal in the JSYNC through the **per_hclken** signal. The resulting flopped signal is **dbgack_hclk_sync**.

Chapter 33
Keypad Port (KPP)

33.1 Introduction

The keypad port (KPP) is a 16-bit peripheral that can be used as a keypad matrix interface or as general purpose input/output (I/O). Figure 33-1 shows the KPP block diagram.



Figure 33-1. KPP Peripheral Block Diagram

33.2 Overview

The KPP is designed to interface with the keypad matrix with 2-point contact or 3-point contact keys. The KPP is designed to simplify the software task of scanning a keypad matrix. With appropriate software support, the KPP is capable of detecting, debouncing, and decoding one or multiple keys pressed simultaneously on the keypad.

33.2.1 Features

The KPP includes these distinctive features:

- Supports up to an 8 x 8 external key pad matrix
- Port pins can be used as general purpose I/O
- Open drain design
- Glitch suppression circuit design
- Multiple-key detection
- Long key-press detection
- Standby key-press detection
- Synchronizer chain clear
- Supports a two-point and three-point contact key matrix

33.2.2 Modes of Operation

This module supports the following modes of operation:

- Run mode—This is the normal functional mode in which the KPP can detect any key press event.
- Low power modes—The keypad can detect any key press even in low power modes (when there is no core clock).

33.3 External Signal Description

33.3.1 Overview

There are 16 pins dedicated to the KPP. Keypads of any configuration up to eight rows and eight columns are supported through the software configuration of the peripheral pins. Any pins not used for the keypad are available as general purpose I/O. The registers are configured such that the pins can be treated as an I/O port up to 16 bits wide.

See Table 33-1 for the list of external signals.

Table 33-1. Signal Properties

Name	Port	Function	Reset State	Pull up
ipp_ind_col[7:0]	—	Column input pin, from chip	0	Active[1]
ipp_ind_row[7:0]	—	Row input pin, from chip	1	Active[1]

Table 33-1. Signal Properties (Continued)

Name	Port	Function	Reset State	Pull up
ipp_do_col[7:0]	—	Column output pin going to chip	0	—
ipp_obe_col[7:0]	—	Enables the corresponding column outputs	0	—
ipp_ode_col[7:0]	—	Used to set the column outputs	0	—
ipp_do_row[7:0]	—	Row output pin going to chip	0	—
ipp_obe_row[7:0]	—	Enables the corresponding row output	0	—

1 The corresponding pads are required to be pull-up enabled.

33.3.1.1 Input Pins

Any of the 16 pins associated with the KPP can be configured as inputs by writing a “0” to the appropriate bits in the keypad data direction register (KDDR). Additionally, the least significant 8 bits (ROW inputs) corresponding to KDDR[7:0] have internal pull-ups, which are enabled when the pin is used as an input.

33.3.1.2 Output Pins

Any of the 16 pins associated with the KPP can be configured as outputs by writing the appropriate bits in the keypad data direction register to a “1”. Additionally, the 8 most significant bits (15–8) can be designated as open drain outputs by writing a “1” to the appropriate bits in the keypad control register. See Table 33-2 for register settings and corresponding pin functions. The lower 8 bits (7–0) are always in “totem pole” style, driven when configured as outputs.

Table 33-2. Keypad Port Column Modes

KDDR (15:8)	KPCR (15:8)	Pin Function
0	x	Input
1	0	Totem-Pole Output
1	1	Open-Drain Output

NOTE

Totem pole configuration helps for a faster discharge of keypad capacitance when all columns need to be quickly brought to a “1” during the scan routine. With this configuration, a time delay between the scanning of two subsequent columns is reduced.

33.4 Memory Map and Register Definition

The KPP module contains four registers. Section 33.4.3, “Register Descriptions,” provides detailed descriptions of the KPP registers.

33.4.1 KPP Memory Map

Table 33-3 shows the KPP memory map. For the base address of a particular module instantiation, see the system memory map.

Table 33-3. KPP Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (KPCR)	Keypad control register	R/W	0x4000	33.4.3.1/33-5
0x0002 (KPSR)	Keypad status register	R/W	0x0000	33.4.3.2/33-6
0x0004 (KDDR)	Keypad data direction register	R/W	0x0000	33.4.3.3/33-7
0x0006 (KPDR)	Keypad data register	R/W	0xXXXX	33.4.3.4/33-8

33.4.2 Register Summary

Figure 33-2 shows the key to the register fields and Table 33-4 shows the register figure conventions.



Figure 33-2. Key to Register Fields

Table 33-4. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 33-5 shows the KPP register summary.

Table 33-5. KPP Register Summary

Base Address Offset (Name Abbreviation)		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (KPCR)	R	KCO7	KCO6	KCO5	KCO4	KCO3	KCO2	KCO1	KCO0	KRE7	KRE6	KRE5	KRE4	KRE3	KRE2	KRE1	KRE0
	W																
0x0002 (KPSR)	R	0	0	0	0	0	0	KRIE	KDIE	0	0	0	0	0	0	KPKR	KPKD
	W													KRSS	KDSC	w1c	w1c
0x0004 (KDDR)	R	KCD D7	KCD D6	KCD D5	KCD D4	KCD D3	KCD D2	KCD D1	KCD D0	KRD D7	KRD D6	KRD D5	KRD D4	KRD D3	KRD D2	KRD D1	KRD D0
	W																
0x0006 (KPDR)	R	KCD7	KCD6	KCD5	KCD4	KCD3	KCD2	KCD1	KCD0	KRD7	KRD6	KRD5	KRD4	KRD3	KRD2	KRD1	KRD0
	W																

33.4.3 Register Descriptions

This section consists of register descriptions; the registers are listed in address order.

33.4.3.1 Keypad Control Register (KPCR)

The keypad control register determines which of the eight possible column strobes are to be open drain when configured as outputs, and which of the eight row sense lines are considered in generating an interrupt to the core.

It is up to the programmer to ensure that pins being used for functions other than the keypad are properly disabled. The KPCR register is byte- or half-word–addressable.

Figure 33-3 shows the valid bits in the KPCR register, and Table 33-6 provides its field descriptions.

Offset 0x0000 (KPCR) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	KCO7	KCO6	KCO5	KCO4	KCO3	KCO2	KCO1	KCO0	KRE7	KRE6	KRE5	KRE4	KRE3	KRE2	KRE1	KRE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 33-3. KPCR Register

Table 33-6. Keypad Control Register Field Descriptions

Field	Description
15–8 KCO	Keypad column strobe open-drain enable. Setting a column open-drain enable bit (KCO7–KCO0) disables the pull-up driver on that pin. Clearing the bit allows the pin to drive to the high state. This bit has no effect when the pin is configured as an input. 0 Column strobe output is totem pole drive. 1 Column strobe output is open drain. **Note:** Configuration of external port control logic (for example, GPIO) should be done properly so that the KPP module controls an open-drain enable of the pin.
7–0 KRE	Keypad row enable. Setting a row enable control bit in this register enables the corresponding row line to participate in interrupt generation. Likewise, clearing a bit disables that row from being used to generate an interrupt. This register is cleared by a reset, disabling all rows. The row-enable logic is independent of the programmed direction of the pin. Writing a “0” to the data register of the pins configured as outputs will cause a keypad interrupt to be generated if the row enable associated with that bit is set. 0 Row is not included in the keypad key press detect. 1 Row is included in the keypad key press detect.

33.4.3.2 Keypad Status Register (KPSR)

The keypad status register reflects the state of the key press detect circuit. The KPSR register is byte- or half-word–addressable.

Figure shows the KPSR register, and Table 33-7 provides its field descriptions.

0x0002 (KPSR) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	KRIE	KDIE	0	0	0	0	0	0	KPKR	KPKD
W													KRSS	KDSC	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 33-4. KPSR Register Diagram

Table 33-7. Keypad Status Register Field Descriptions

Field	Description
15–10	Reserved
9 KRIE	Keypad release interrupt enable. The software should ensure that the interrupt for a key release event is masked until it enters the key pressed state, and vice versa, unless this activity is desired (as might be the case when a repeated interrupt is to be generated). The synchronizer chains are capable of being initialized to detect repeated key presses or releases. If they are not initialized when the corresponding event flag is cleared, false interrupts may be generated for depress (or release) events shorter than the length of the corresponding chain. 0 No interrupt request is generated when KPKR is set. 1 An interrupt request is generated when KPKR is set.

Table 33-7. Keypad Status Register Field Descriptions (Continued)

Field	Description
8 KDIE	Keypad key depress interrupt enable. Software should ensure that the interrupt for a key release event is masked until it has entered the key pressed state, and vice-versa, unless this activity is desired (as might be the case when a repeated interrupt is to be generated). The synchronizer chains are capable of being initialized to detect repeated key presses or releases. If they are not initialized when the corresponding event flag is cleared, false interrupts may be generated for depress (or release) events shorter than the length of the corresponding chain. 0 No interrupt request is generated when KPKD is set. 1 An interrupt request is generated when KPKD is set.
7–4	Reserved, should be cleared
3 KRSS	Key release synchronizer set. Self-clear bit. The key release synchronizer is set by writing1 to this bit. Reads return a value of 0. 0 No effect 1 Set bits which sets keypad release synchronizer chain
2 KDSC	Key depress synchronizer clear. Self-clear bit. The key depress synchronizer is cleared by writing 1 to this bit. Reads return a value of 0. 0 No effect 1 Set bits that clear the keypad depress synchronizer chain
1 KPKR	Keypad key release. The keypad key release (KPKR) status bit is set when all enabled rows are detected high after synchronization (the KPKR status bit will be set when cleared by a reset). The KPKR bit may be used to generate a maskable key release interrupt. The key release synchronizer may be set high by software after scanning the keypad to ensure a known state. Due to the logic function of the release and depress synchronizer chains, it is possible to see the re-assertion of a status flag (KPKD or KPKR) if it is cleared by software prior to the system exiting the state it represents. 0 No key release detected 1 All keys have been released Reset value of register is “0” as long as reset is asserted. However when reset is de-asserted, the value of the register depends upon the external row pins and can become “1”.
0 KPKD	Keypad key depress. The keypad key depress (KPKD) status bit is set when one or more enabled rows are detected low after synchronization. The KPKD status bit remains set until cleared by the software. The KPKD bit may be used to generate a maskable key depress interrupt. If desired, the software may clear the key press synchronizer chain to allow a repeated interrupt to be generated while a key remains pressed. In this case, a new interrupt will be generated after the synchronizer delay (4 cycles of the 32 KHz clock) elapses if a key remains pressed. This functionality can be used to detect a long key press. This allows detection of additional key presses of the same key or other keys. Due to the logic function of the release and depress synchronizer chains, it is possible to see the re-assertion of a status flag (KPKD or KPKR) if it is cleared by the software prior to the system exiting the state it represents. 0 No key presses detected 1 A key has been depressed

33.4.3.3 Keypad Data Direction Register (KDDR)

The bits in the KDDR control the direction of the keypad port pins. The upper eight bits in the register affect the pins designated as column strobes, while the lower eight bits affect the row sense pins. Setting any bit in this register configures the corresponding pin as an output. Clearing any bit in this register configures the corresponding port pin as an input. For the Keypad Row DDR, an internal pull-up is enabled if the corresponding bit is clear. This register is cleared by a reset, configuring all pins as inputs. The KDDR register is byte- or half-word–addressable.

NOTE

When a pin is used as row pin for keypad purposes, all corresponding pull-ups should be enabled at the upper level (for example, IOMUX) when the bit in row DDR is cleared.

Figure 33-5 shows the valid bits in the KDDR register, and Table 33-8 provides its field descriptions.

Offset 0x0004 (KDDR) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	KCDD 7	KCDD 6	KCDD 5	KCDD 4	KCDD 3	KCDD 2	KCDD 1	KCDD 0	KRDD 7	KRDD 6	KRDD 5	KRDD 4	KRDD 3	KRDD 2	KRDD 1	KRD D0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 33-5. KDDR Register Diagram

Table 33-8. Keypad Data Direction Register Field Descriptions

Field	Description
15–8 KCDD	Keypad column data direction register. Setting any bit configures the corresponding pin as an output. 0 COL*n*[1] pin is configured as an input. 1 COL*n*[1] pin is configured as an output.
7–0 KRDD	Keypad row data direction. Setting any bit configures the corresponding pin as an output. 0 ROW*n*[1] pin configured as an input. 1 ROW*n*[1] pin configured as an output.

[1] *n*=7-0

33.4.3.4 Keypad Data Register (KPDR)

This 16-bit register is used to access the column and row data. Data written to this register is stored in an internal latch, and for each pin configured as an output, the stored data is driven onto the pin. A read of this register returns the value on the pin for those bits configured as inputs. Otherwise, the value read is the value stored in the register.

The KPDR register is byte- or half-word–addressable. This register is not initialized by a reset. Valid data should be written to this register before any bits are configured as outputs.

Figure 33-6 shows the KPDR register, and Table 33-9 provides its field descriptions.

Offset 0x0006 (KPDR) Access: User read/write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	KCD7	KCD6	KCD5	KCD4	KCD3	KCD2	KCD1	KCD0	KRD7	KRD6	KRD5	KRD4	KRD3	KRD2	KRD1	KRD 0
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 33-6. Keypad Data Register Diagram

Table 33-9. Keypad Data Register Field Descriptions

Field	Description
15-8 KCD	Keypad column data. A read of these bits returns the value on the pin for those bits configured as inputs. Otherwise, the value read is the value stored in the register. 0 Read/Write “0” from/to column ports 1 Read/Write “1” from/to column ports
7-0 KRD	Keypad row data. A read of these bits returns the value on the pin for those bits configured as inputs. Otherwise, the value read is the value stored in the register. 0 Read/Write “0” from/to row ports 1 Read/Write “1” from/to row ports

33.5 Functional Description

The Keypad Port (KPP) is designed to simplify the software task of scanning a keypad matrix. With appropriate software support and matrix organization, the KPP is capable of detecting, debouncing, and decoding one or more keys pressed simultaneously on the keypad.

Logic in the KPP is capable of detecting a key press even while the processor is in one of the low power standby modes providing that a 32 KHz clock is on. The KPP may generate a CPU interrupt any time a key press or key release is detected. This interrupt is capable of forcing the processor out of a low power mode.

33.5.1 Keypad Matrix Construction

The KPP is designed to interface to a keypad matrix, which shorts the intersecting row and column lines together whenever a key is depressed. The interface is not optimized for any other switch configuration.

33.5.2 Keypad Port Configuration

The software must initialize the KPP for the size of the keypad matrix. Pins connected to the keypad columns should be configured as open-drain outputs. Pins connected to the keypad rows should be configured as inputs. On-chip, pull-up resistors should be implemented for active keypad rows.

In addition to enabled row inputs in the keypad control register, corresponding interrupt (depress or/and release) must also be enabled to generate an interrupt.

Discrete switches that are not part of the matrix may be connected to any unused row inputs. The second terminal of the discrete switch is connected to ground. The hardware detects closures of these switches without the need for software polling.

33.5.3 Keypad Matrix Scanning

Keypad scanning is performed by a software loop that walks a zero across each of the keypad columns, reading the value on the rows at each step. The process is repeated several times in succession, with the results of each pass optionally compared to those from the previous pass. When several (3 or 4) consecutive scans yield the same key closures, a valid key press has been detected. Software then can decode exactly which switch was depressed and pass the value up to the next higher software layer.

The basic debouncing period, which must be defined in the software routine, may be controlled with an internal timer. The basic period is the period between the scan of two consecutive columns, so the debouncing time between two consecutive scans of the whole matrix shall be the number of columns multiplied by the basic period.

33.5.4 Keypad Standby

There is no need for the CPU to continually scan the keypad. Between key presses, the keypad can be left in a state that requires no software intervention until the next key press is detected. To place the keypad in a standby state, software should write all column outputs low. Row inputs are left enabled. At this point, the CPU can attend to other tasks or revert to a low power standby mode. The KPP will interrupt the CPU if any key is pressed.

Upon receiving a keypad interrupt, the CPU should set all the column strobes high, and begin a normal keypad scanning routine to determine which key was pressed. It is important that open-drain drivers be used when scanning to prevent a possible DC path between power and ground through two or more switches.

33.5.5 Glitch Suppression on Keypad Inputs

A glitch suppression circuit qualifies the keypad inputs to prevent noise from inadvertently interrupting the CPU. The circuit is a 4-state synchronizer clocked from a 32 KHz clock source. This clock must continue to run in any low power mode where the keypad is a wake-up source, as the CPU interrupt is generated from the synchronized input. An interrupt is not generated until all four synchronizer stages have latched a valid key assertion. This guarantees the filtering out of any noise less than three clock periods (for 32 KHz clock: 93.75 μs) in duration. Noise filtering of the duration between three to four clock periods (for the 32 KHz clock: between 93.75 μs and 125 μs) cannot be guaranteed. The interrupt output is latched in an SR latch and remains asserted until cleared by the software. The Set input of the latch is rising-edge clocked. See Figure 33-7 for a functional diagram of the keypad synchronizer.



Figure 33-7. Keypad Synchronizer Functional Diagram

33.5.6 Multiple Key Closures

Using the key press and key release interrupts, the software can detect multiple keys or achieve N-key rollover. The key scanning routine can be programmed accordingly. See Section 33.6, "Initialization/Application Information" for more information.

See Figure 33-6 and Figure 33-9 for illustrations of the interfacing of a 2-contact keypad matrix with the KPP controller. With proper enabling of row lines and the performing scan-routine, multiple key presses can be detected. When keys present on the same row are pressed, corresponding row lines (multiple lines) become low when the column is driven low during a scan-routine. By reading the keypad data register, pressed keys can be detected. Similarly, when keys present on same row line are pressed, the corresponding row line (only one line) becomes low when logic "0" is driven on the column line during a scan-routine.



Figure 33-8. Multiple Key Presses on Same Column Line (Simplified View)



Figure 33-9. Multiple Key Presses on Same Row Line (Simplified View)

NOTE

An N-key rollover is a technique with which the system can recognize the order in which keys are pressed.

33.5.6.1 Ghost Key Problem and Correction

The KPP module detects if one or multiple keys are pressed or released. In the case where a simple keypad matrix with two-contact switches is used, there is a chance of “ghost” key detection when three or more keys are pressed. However, this can be corrected by using a keypad matrix that provides “ghost” key protection. Such a matrix implements a one-way “diode” at all keypad points between rows and columns. This way, the multiple pressing of three keys will not cause a short at a fourth key.

3-Point Contact Keys Support

The KPP module supports interfacing to a matrix consisting of 3-point contact keys. As shown in Figure 33-10, two points of such a key are connected to keypad lines, while a third point is connected to ground (low logic). The keypad lines should be configured as input and a pull-up should to be present on these lines. When such a key is pressed, corresponding keypad lines go low and an interrupt is generated. There is no need to perform a scanning routine for identification of pressed key as it can be done by reading the keypad data register. A limitation with such a matrix is that for every key at least one keypad row line should be used.



Figure 33-10. KPP Interface with 3-point Contact Key Matrix (Simplified View)

33.6 Initialization/Application Information

33.6.1 Typical Keypad Configuration and Scanning Sequence

Perform the following steps to configure the keypad:

1. Enable the number of rows in the keypad (KPCR[7:0]).
2. Write 0's to KPDR[15:8].
3. Configure the keypad columns as open-drain (KPCR[15:8]).
4. Configure columns as output and rows as input (KDDR[15:0]).
5. Clear the KPKD Status Flag and Synchronizer chain.
6. Set the KDIE control bit, and clear the KRIE control bit (avoid false release events).
7. (The system is now in standby mode, and awaiting a key press.)

33.6.2 Key Press Interrupt Scanning Sequence

Perform the following steps to perform a keypad scanning routine:

1. Disable both (depress and release) keypad interrupts.
2. Write 1's to KPDR[15:8], setting column data to 1's.
3. Configure columns as totem pole outputs (for quick discharging of keypad capacitance).
4. Configure columns as open-drain.
5. Write a single column to 0, and other columns to 1.
6. Sample row inputs and save data. Multiple key presses can be detected on a single column.
7. Repeat Steps 2–6 for remaining columns.
8. Return all columns to 0 in preparation for standby mode.
9. Clear KPKD and KPKR status bit(s) by writing 1; set the KPKR synchronizer chain by writing a 1 to the KRSS status bit; and clear the KPKD synchronizer chain by writing 1 to the KDSC status bit (in the KPSR register).
10. Re-enable the appropriate keypad interrupt(s) so that the KDIE detects a key hold condition, or the KRIE detects a key-release event.

33.6.3 Additional Comments

The order of key press detection can be done in software only. Therefore, the software may need to run the scan routines at very short intervals of time per the application's demands. The reason that such functionality cannot be put in the KPP module is that the module is limited by the number of external pins.

For the keys that require a very precise order (such as game keys), individual GPIO pins may be more useful.

Chapter 34
Multi-Master Memory Interface (M3IF)

The multimaster memory interface (M3IF) controls memory accesses (read/write/erase/program) from one or more masters through different port interfaces to three different external memory controllers:

- Enhanced SDRAM mobile / low power DDR and DDR2 controller (ESDRAMC/MDDRC, subsequently abbreviated as ESDRAMC)
- NAND Flash controller (NFC)
- Wireless external interface module (WEIM).

Figure 34-1 shows the M3IF module's functional organization at top level.



Figure 34-1. M3IF Schematics Connection.

34.1 Overview

The M3IF-ESDRAMC interface is optimized and designed to reduce access latency by generating multiple accesses through the dedicated ESDRAMC arbitration (MAB) module, which controls the access to/from the ESDRAMC. For the other port interfaces, the M3IF only arbitrates and forwards the master requests received through the master port gasket (MPG) interface and M3IF arbitration (M3A) module toward the respective memory controller.

When a master requests a memory access, the access is immediately taken by the M3IF if no other access is in progress. The M3IF forwards the access to the respective memory controller (slave), and depending on the state of the respective memory controller, a command to the memory is generated. If the access cannot be started due to a previous active access, the master request remains pending (HREADY held negated) until it is executed by the memory controller. When the access execution is complete, the HREADY is asserted and a new request can be processed.

Accesses to the SDRAM, LPDDR or DDR2 external devices are optimized through command anticipation (MIF2 strategy). For example, the next access control phase (memory address and command) is driven during the previous access data phase (data flow to/from the memory). This creates an overlap between accesses that partially or fully hide the latency.

34.1.1 M3IF Interfaces

The interface between the M3IF and the controllers can be divided into two different types: M3IF-ESDRAMC, and M3IF-all others. The M3IF-to-ESDRAMC interface reduces access latency by generating multiple accesses using the dedicated ESDRAMC arbitration (MAB) module.

For the other port interfaces, the M3IF arbitrates and forwards the masters' requests received through the Master Port Gasket (MPG) interfaces and the M3IF arbitration (M3A) module toward the respective memory controller. To support multiple accesses to the ESDRAMC, the MAB includes a FIFO which controls the access traffic from/to the ESDRAMC.

The M3IF can be viewed as a device with multiple SDRAM/LPDDR/DDR2 controllers, plus one controller per non-SDRAM/LPDDR/DDR2 memory type.

The M3A arbitrates memory access requests with a round robin that chooses the next master granted access to the bus, as follows:

- If this master is requesting access to the ESDRAMC, the M3A waits until the previous access finishes, then passes the request.
- If the master is requesting access to ESDRAMC-controlled memory, the M3IF arbitration passes the access to the MAB as follows:
  - If the previous access is to non–ESDRAMC-controlled memory, the M3IF arbitration passes the request after the previous access is completed.
  - If the previous access was to ESDRAMC-controlled memory, the M3IF arbitration passes the request immediately, without waiting for the previous access to complete.

The M3IF Arbitration (M3A) and the ESDRAMC Master Arbitration and Buffering (MAB) supports a round-robin arbitration scheme that can be programmed to non-equal probability. If two masters request access to the memory port on the same cycle, the master with the token gains control on the bus (for more details, see Section 34.3.3.2, “M3A—Find First 1 (FF1) Algorithm”). To support multiple accesses to the ESDRAMC, the MAB includes a FIFO which controls the access traffic from/to the ESDRAMC.

34.1.2 Features

The M3IF Master Port Gasket (MPG) converts the master request (data write, data read, address, and controls) to a set of bus/signals that the M3IF arbitration, the ESDRAMC arbitration, and other memory controllers need. The MPG is also responsible to give the right response to the master after getting the response from the relevant memory controller. The M3IF supports both 32bits interfaces and 64bits interfaces. The number of gaskets and the bus width is set according to SOC requirements,.

The M3IF includes these distinctive features:

- Supports multiple requests up to 8 masters through input port interfaces:
  - Master Port Gasket (MPG) - ARM11 AMBA AHB lite bus protocol.
  - Master Port Gasket (MPG64) - AMBA AHB access with 64 bits data bus width.
- Arbitrates requests to three different memory controllers (that share some of their I/O pads)
  - Enhanced SDRAM/LPDDR/DDR2 controller (ESDRAMC)
  - NAND Flash Controller - (NFC)
  - Wireless External Interface Memory Controller - (WEIM)
- Multiple requests capabilities to ESDRAMC through a dedicated arbitration mechanism.
- Flexible round robin access arbitration, with equal priority or 50% priority to selective masters.
- Programmable master that controls (lock) accesses to SDRAM/DDR and programmable master that controls (lock) accesses to other memories (= general: NFC, WEIM).
- Support for multi-endian byte order to all memory controllers.
- Supports memory watermark protection for up to 8 different chip selects for preselected masters. Watermark is enabled according to SOC requirements.
  - Configurable protected memory region (base address with 1-Kbyte resolution) for each one of the 8 predefined chip selects.
  - One status bit for each memory region that indicates security violation.
  - Maskable watermark interrupt generation capability.
- Supports memory snooping, an example of which would be monitoring a region in external memory for write accesses:
  - The region’s location is specified by a base address (from 2 Kbytes up to 16 Mbytes), which is divided into 64 equal segments.
  - Each segment has an access status and enable bit in the M3IF register definition.
  - M3IF generates a one cycle DMA_ACCESS for each snooping detection.

34.2 Memory Map and Register Definition

The M3IF programming model consists of several classes of registers, M3IF control and lock registers, watermark configuration and status registers, and snooping configuration and status registers as shown in Table 34-2. The control and master lock general register defines the M3IF configurable logic functionality. The configuration and status registers set and monitor watermark and snooping activity respectively.

All M3IF registers are 32-bits in length with bit fields defined in Figure 34-3 to Figure 34-11. All implemented bits are fully readable and writable in supervisor mode only (an error response is generated in case of user mode access to M3IF registers). All M3IF (and ESDRAMC) registers can be accessed only by a SINGLE word (32-bit) access, through the AHB bus protocol. Accesses of any other size or type cause undetermined behavior.

All registers can be accessed by only one master at a time. Multi access to M3IF register causes undetermined behavior. The only exception is the M3IF Master Lock General register that can be accessed by more than one master at a time.

The reset state of each bit is shown underneath the bit field name. An asterisk indicates that the value is dependent on the operating mode selected during reset. Details are provided in the following bit field descriptions.

34.2.1 Memory Map

Table 34-2 shows the memory map for the M3IF registers. Table 34-3 shows the M3IF memory space allocated to the three different memory controllers (ESDRAMC, NFC, and WEIM).For the base address of a particular module instantiation, see the system memory map.

Table 34-2. M3IF Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (M3IFCTL)	M3IF Control Register	R/W	0x0000_0000	34.2.3.1/34-10
0x0004 (M3IFWCFG0)	M3IF Watermark Configuration Register 0	R/W[1]	0xFFFF_FFFF	34.2.3.2/34-12
0x0008 (M3IFWCFG1)	M3IF Watermark Configuration Register 1	R/W	0xFFFF_FFFF	34.2.3.2/34-12
0x000C (M3IFWCFG2)	M3IF Watermark Configuration Register 2	R/W	0xFFFF_FFFF	34.2.3.2/34-12
0x0010 (M3IFWCFG3)	M3IF Watermark Configuration Register 3	R/W	0xFFFF_FFFF	34.2.3.2/34-12
0x0014 (M3IFWCFG4)	M3IF Watermark Configuration Register 4	R/W	0xFFFF_FFFF	34.2.3.2/34-12
0x0018 (M3IFWCFG5)	M3IF Watermark Configuration Register 5	R/W	0xFFFF_FFFF	34.2.3.2/34-12
0x001C (M3IFWCFG6)	M3IF Watermark Configuration Register 6	R/W	0xFFFF_FFFF	34.2.3.2/34-12
0x0020 (M3IFWCFG7)	M3IF Watermark Configuration Register 7	R/W	0xFFFF_FFFF	34.2.3.2/34-12
0x0024 (M3IFWCSR)	M3IF Watermark Control and Status Register	R/W	0x0000_0000	34.2.3.3/34-13
0x0028 (M3IFSCFG0)	M3IF Snooping Configuration Register 0	R/W	0x0000_0000	34.2.3.4/34-15
0x002C (M3IFSCFG1)	M3IF Snooping Configuration Register 1	R/W	0x0000_0000	34.2.3.5/34-16
0x0030 (M3IFSCFG2)	M3IF Snooping Configuration Register 2	R/W	0x0000_0000	34.2.3.6/34-17

Table 34-2. M3IF Memory Map (Continued)

0x0034 (M3IFSSR0)	M3IF Snooping Status Register 0	R/W	0x0000_0000	34.2.3.7/34-18
0x0038 (M3IFSSR1)	M3IF Snooping Status Register 1	R/W	0x0000_0000	34.2.3.8/34-18
0x0040 (M3IFMLWE0)	M3IF Master Lock WEIM CS0 Register	R/W	0x0000_0000	34.2.3.9/34-19
0x0044 (M3IFMLWE1)	M3IF Master Lock WEIM CS1 Register	R/W	0x0000_0000	34.2.3.9/34-19
0x0048 (M3IFMLWE2)	M3IF Master Lock WEIM CS2 Register	R/W	0x0000_0000	34.2.3.9/34-19
0x004C (M3IFMLWE3)	M3IF Master Lock WEIM CS3 Register	R/W	0x0000_0000	34.2.3.9/34-19
0x0050 (M3IFMLWE4)	M3IF Master Lock WEIM CS4 Register	R/W	0x0000_0000	34.2.3.9/34-19
0x0054 (M3IFMLWE5)	M3IF Master Lock WEIM CS5 Register	R/W	0x0000_0000	34.2.3.9/34-19

[1]All 9 watermark registers are accessible (read/write) only by the predefined (hardware) master in a supervisor mode access, HPROT signal high.

Table 34-3. M3IF Memory Space Summary

Address	Use	Access
ESDRAMC Memory Space		
0x8000_0000 - 0x8FFF_FFFF	CSD0 SDRAM/LPDDR/DDR2 memory region (256MB)	Read/write
0x9000_0000 - 0x9FFF_FFFF	CSD1 SDRAM/LPDDR/DDR2 memory region (256MB)	Read/write
WEIM Memory Space		
0xA000_0000 - 0xA7FF_FFFF	WEIM CS0 memory region (128MB)	Read/write
0xA800_0000 - 0xAFFF_FFFF	WEIM CS1 memory region (128MB)	Read/write
0xB000_0000 - 0xB1FF_FFFF	WEIM CS2 memory region (32MB)	Read/write
0xB200_0000 - 0xB3FF_FFFF	WEIM CS3 memory region (32MB)	Read/write
0xB400_0000 - 0xB5FF_FFFF	WEIM CS4 memory region (32MB)	Read/write
0xB600_0000 - 0xB7FF_FFFF	WEIM CS5 memory region (32MB)	Read/write
NFC Memory Space		
0xBB00_0000 - 0xBB00_1FFF	NAND Flash memory region[1] (4KB)	Read/write

[1] Can be used as a boot memory region.

34.2.2 Register Summary

Figure 34-2 shows the key to the register fields, and Table 34-4 shows the register figure conventions.



Figure 34-2. Key to Register Fields

Table 34-4. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 34-5 shows the M3IF register summary.

Table 34-5. M3IF Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (M3IFCTL)	R	SDA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	MLSD_EN	MLSD			MRRP							
	W																
0x0004 (M3IFWCFG0)	R	WBA0															
	W																
	R	WBA0						1	1	1	1	1	1	1	1	1	1
	W																

Table 34-5. M3IF Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0008 (M3IFWCFG1)	R	WBA1															
	W																
	R	WBA1						1	1	1	1	1	1	1	1	1	1
	W																
0x000C (M3IFWCFG2)	R	WBA2															
	W																
	R	WBA2						1	1	1	1	1	1	1	1	1	1
	W																
0x0010 (M3IFWCFG3)	R	WBA3															
	W																
	R	WBA3						1	1	1	1	1	1	1	1	1	1
	W																
0x0014 (M3IFWCFG4)	R	WBA4															
	W																
	R	WBA4						1	1	1	1	1	1	1	1	1	1
	W																
0x0018 (M3IFWCFG5)	R	WBA5															
	W																
	R	WBA5						1	1	1	1	1	1	1	1	1	1
	W																
0x001C (M3IFWCFG6)	R	WBA6															
	W																
	R	WBA6						1	1	1	1	1	1	1	1	1	1
	W																
0x0020 (M3IFWCFG7)	R	WBA7															
	W																
	R	WBA7						1	1	1	1	1	1	1	1	1	1
	W																

Table 34-5. M3IF Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0024 (M3IFWCSR)	R	WIE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	WS7	WS6	WS5	WS4	WS3	WS2	WS1	WS0
	W									w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
0x0028 (M3IFSCFG0)	R	SWBA															
	W																
	R	SWBA					0	0	0	0	0	0	SWSZ				SE
	W																
0x002C (M3IFSCFG1)	R	SSE0															
	W																
	R	SSE0															
	W																
0x0030 (M3IFSCFG2)	R	SSE1															
	W																
	R	SSE1															
	W																
0x0034 (M3IFSSR0)	R	SSS0															
	W																
	R	SSS0															
	W																
0x0038 (M3IFSSR1)	R	SSS1															
	W																
	R	SSS1															
	W																
0x0040 (M3IFMLWE0)	R	WEM A0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	MLWE0 _EN	MLWE0		
	W																

Table 34-5. M3IF Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0048 (M3IFMLWE2)	R	WEM A1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	MLWE1_EN	MLWE1		
	W																
0x0048 (M3IFMLWE2)	R	WEM A2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	MLWE2_EN	MLWE2		
	W																
0x004C (M3IFMLWE3)	R	WEM A3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	MLWE3_EN	MLWE3		
	W																
0x0050 (M3IFMLWE4)	R	WEM A4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	MLWE4_EN	MLWE4		
	W																
0x0054 (M3IFMLWE5)	R	WEM A5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	MLWE5_EN	MLWE5		
	W																

34.2.3 Register Descriptions

This section contains the detailed register descriptions for the M3IF registers.

34.2.3.1 M3IF Control Register (M3IFCTL)

The M3IFCTL register contains access status and provides access control for SDRAM/LPDDR/DDR2 memory devices, and sets arbitration priority for M3IF port masters. The field assignments for this register are shown in Figure 34-3 and the field descriptions are listed in Table 34-6.

Offset 0x0000 (M3IFCTL) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SDA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	MLSD_EN	MLSD			MRRP							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-3. M3IF Control Register

Table 34-6. M3IF Control Register Field Descriptions

Field	Description
31 SDA	SDRAM/LPDDR/DDR2 Memory Active. This is a read-only status bit that, if set, indicates that an active/pending access to SDRAM/LPDDR memory exists. The SDA bit is set on one of the following conditions: • If MLSD_EN (bit 11) is cleared, then any active/pending access to SDRAM/LPDDR/DDR2 memory space sets the bit (until the access is completed). • If MLSD_EN is set, then any accesses to SDRAM/LPDDR/DDR2 memory space initiated previously to MLSD_EN assertion, keeps the SDA status bit set. The bit clears after all pending/active accesses are completed. Access from the master indicated by the MLSD field (bits 10:8) do not assert the status bit. **Note:** When the MLSD_EN is set, any new accesses (initiated after MLSD_EN assertion) to SDRAM/LPDDR/DDR2 not from MLSD master will be pending without setting SDA to 1. Only the SDRAM/LPDDR/DDR2 memory space region will be locked to the MLSD port. Accesses to M3IF/ESDRAMC registers are available to all masters in the system: the software is responsible not to access those registers during the lock period. 0 No active/pending access to SDRAM/LPDDR/DDR2 memory exists. 1 Indicates an active/pending access to SDRAM/LPDDR/DDR2 memory exists.
30–12	Reserved
11 MLSD_EN	Master Lock SDRAM/LPDDR/DDR2 Access. This bit enables the Master Control SDRAM/LPDDR/DDR2 access (MLSD). The reset value of this bit is “0”. 0 Master Control SDRAM/LPDDR/DDR2 access (MLSD) disabled. 1 Master Control SDRAM/LPDDR/DDR2 access (MLSD) enabled.

Table 34-6. M3IF Control Register Field Descriptions (Continued)

Field	Description
10–8 MLSD	Master Lock SDRAM/LPDDR/DDR2 Access. This 3-bit field defines the master port number (MPG) that is the only master in the system to be served by the ESDRAMC. All accesses toward the SDRAM/LPDDR/DDR2 from the other masters will be postponed, until the MLSD master clears the MLSD_EN bit. The reset value of the MLSD is 0b000. **Note:** Accesses to ESDRAMC registers are not effected by the MLSD field. For example, they can be accessed by any master even if MLSD_EN is set. Prior to lock accesses, the MLSD master should perform the following steps: 1. Set the MLSD_EN bit and the MLSD field (with the desired value) in the M3IFCTL register. 2. Read M3IFCTL register and check: 3. SDA status bit is cleared (no pending/active accesses to SDRAM/LPDDR/DDR2 memory space exists). 4. MLSD_EN bit is set. 5. MLSD (value) points to the required port number (master port number that requires lock accesses). 000 Master Port Gasket 0 001 Master Port Gasket 1 010 Master Port Gasket 2 011 Master Port Gasket 3 100 Master Port Gasket 4 101 Master Port Gasket 5 110 Master Port Gasket 6 111 Master Port Gasket 7
7–0 MRRP	Master Round Robin Priority. MRRP field is an 8-bit field with one bit per master (bit #i to master #i). Masters with their MRRP bit set are added to a priority arbitration “list” so that together they have 50% probability to gain access through both M3A and MAB arbitration processes (50% probability for each one of the arbitration separately). Assertion of MRRP bit for an unused master is forbidden. If all MRRP bits are cleared, the masters have equal probability to pass the arbitration processes. For more details about the M3IF arbitration see Section 34.3.3.2, “M3A—Find First 1 (FF1) Algorithm.” 0 The respective master is not on the priority arbitration “list”. 1 Add the respective master to the priority arbitration “list” with a 50% probability to pass the arbitration processes.

34.2.3.2 M3IF Watermark Configuration Registers (M3IFWCFG0–M3IFWCFG7)

The M3IF Watermark Control Register contains the base address for each specific watermark space in the selected memory region. The first six registers are reserved for WEIM (CS0-CS5), and the last two registers are for SDRAM/LPDDR/DDR2 (CSD0-CSD1) system memory address space. The watermark feature is described in detail in Section 34.3.5.2, “Watermark Overview” on page 1-58. The field assignments for this register are shown in Figure 34-4 and the field descriptions are listed in Table 34-7.

Offset 0x0004 (M3IFWCFG0)
0x0008 (M3IFWCFG1)
0x000C (M3IFWCFG2)
0x0010 (M3IFWCFG3)
0x0014 (M3IFWCFG4)
0x0018 (M3IFWCFG5)
0x001C (M3IFWCFG6)
0x0020 (M3IFWCFG7)

Access: User read-write



Figure 34-4. M3IF Watermark Configuration Register

Table 34-7. Watermark Configuration Register

Field	Description
31–10 WBAx	Watermark Memory Region (x) Base Address. The WBAx field gives the watermark base address for memory region x, x = 0…7. The watermark configuration registers are reserved for WEIM CS0 to CS5 and SDRAM/LPDDR/DDR2 CSD0 and SDRAM/LPDDR/DDR2 CSD1 system memory space address only. Writing an address which is not mapped to these respective address regions cause undefined functionality of watermark logic operation.
9–0	Reserved

34.2.3.3 M3IF Watermark Control and Status Register (M3IFWCSR)

The Watermark feature is described in detail in Section 34.3.5.2, “Watermark Overview.” The field assignments for this register are shown in Figure 34-5 and the field descriptions are listed in Table 34-8.

Offset 0x0024 (M3IFWCSR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	WIE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	WS7	WS6	WS5	WS4	WS3	WS2	WS1	WS0
W									w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-5. M3IF Watermark Control and Status Register

Table 34-8. M3IF Watermark Control and Status Register Field Descriptions

Field	Description
31 WIE	Watermark Interrupt Enable. This bit enables the watermark interrupt generation. For example, if WIE is set and a watermark violation is detected (by the M3IF) a watermark interrupt is generated. 0 Watermark interrupt is disabled. 1 Watermark interrupt is enabled.
30–8	Reserved
7 WS7	Watermark Status 7. This bit indicates if watermark violation had occurred in the watermark memory region of SDRAM/LPDDR/DDR2 CS1 as defined by the M3IFWCFG7 register (WBA7). WS7 is cleared by writing a one to the bit. 0 SDRAM/LPDDR/DDR2 CSD1 watermark violation did not occur. 1 SDRAM/LPDDR/DDR2 CSD1 watermark violation had occurred.
6 WS6	WS6 - Watermark Status 6. This bit indicates if watermark violation had occurred in the watermark memory region of SDRAM/LPDDR/DDR2 CS0 as defined by the M3IFWCFG6 register (WBA6). WS6 is cleared by writing a one to the bit. 0 SDRAM/LPDDR/DDR2 CSD0 watermark violation did not occur. 1 SDRAM/LPDDR/DDR2 CSD0 watermark violation occurred.
5 WS5	Watermark Status 5. This bit indicates if watermark violation had occurred in the watermark memory region of WEIM CS5 as defined by the M3IFWCFG5 register (WBA5). WS5 is cleared by writing a one to the bit. 0 WEIM CS5 watermark violation has not occurred. 1 WEIM CS5 watermark violation occurred.
4 WS4	WS4 - Watermark Status 4. This bit indicates if watermark violation had occurred in the watermark memory region of WEIM CS4 as defined by the M3IFWCFG4 register (WBA4). WS4 is cleared by writing a one to the bit. 0 WEIM CS4 watermark violation has not occurred. 1 WEIM CS4 watermark violation has occurred.
3 WS3	WS3 - Watermark Status 3 This bit indicates if watermark violation had occurred in the watermark memory region of WEIM CS3 as defined by the M3IFWCFG3 register (WBA3). WS3 is cleared by writing a one to the bit. 0 WEIM CS3 watermark violation has not occurred. 1 WEIM CS3 watermark violation has occurred.

Table 34-8. M3IF Watermark Control and Status Register Field Descriptions (Continued)

Field	Description
2 WS2	WS2 - Watermark Status 2 This bit indicates if watermark violation had occurred in the watermark memory region of WEIM CS2 as defined by the M3IFWCFG2 register (WBA2). WS2 is cleared by writing a one to the bit. 0 WEIM CS2 watermark violation has not occurred. 1 WEIM CS2 watermark violation has occurred.
1 WS1	WS1 - Watermark Status 1 This bit indicates if watermark violation had occurred in the watermark memory region of WEIM CS1 as defined by the M3IFWCFG1 register (WBA1). WS1 is cleared by writing a one to the bit. 0 WEIM CS1 watermark violation has not occurred. 1 WEIM CS1 watermark violation has occurred.
0 WS0	WS0 - Watermark Status 0 This bit indicates if watermark violation had occurred in the watermark memory region of WEIM CS0 as defined by the M3IFWCFG0 register (WBA0). WS0 is cleared by writing a one to the bit. 0 WEIM CS0 watermark violation had not occurred. 1 WEIM CS0 watermark violation has occurred.

34.2.3.4 M3IF Snooping Configuration Register 0 (M3IFSCFG0)

The M3IFSCFG0 register contains the snooping window base address, the size of snooping window and the snooping control bit fields which are used by the M3IF to monitor the write access. The snooping feature is described in detail in Section 34.3.5.3, “Snooping Overview.” The field assignments for this register are shown in Figure 34-6 and the field descriptions are listed in Table 34-9.

Offset 0x0028 (M3IFSCFG0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SWBA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SWBA					0	0	0	0	0	0	SWSZ				SE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-6. M3IF Snooping Configuration Register 0 (M3IFSCFG0)

Table 34-9. M3IF Snooping Configuration Register 0 Field Descriptions

Field	Description
31–11 SWBA	Snooping Window Base Address. This field defines the snooping window base address to be monitored by the M3IF. M3IF monitors write accesses to the memory region above the base address window.
10–5	Reserved

Table 34-9. M3IF Snooping Configuration Register 0 Field Descriptions (Continued)

Field	Description
4–1 SWSZ	Snooping Window Size. This field define the snooping window size as described in Table 34-10
0 SE	Snooping Enable. This bit enables snooping detection. The M3IF monitors and detects write accesses to the snooping window. 0 Snooping feature is disabled. 1 Snooping feature is enabled.

Table 34-10. SWSZ Field Descriptions

SWSZ	Snooping Window Size	Window Base Address Bits	Window Address Bits in Use
0000	2 Kbyte	[31:11]	[10:0]
0001	4 Kbyte	[31:12]	[11:0]
0010	8 Kbyte	[31:13]	[12:0]
0011	16 Kbyte	[31:14]	[13:0]
0100	32 Kbyte	[31:15]	[14:0]
0101	64 Kbyte	[31:16]	[15:0]
0110	128 Kbyte	[31:17]	[16:0]
0111	256 Kbyte	[31:18]	[17:0]
1000	512 Kbyte	[31:19]	[18:0]
1001	1 Mbyte	[31:20]	[19:0]
1010	2 Mbyte	[31:21]	[20:0]
1011	4 Mbyte	[31:22]	[21:0]
1100	8 Mbyte	[31:23]	[22:0]
1101	16 Mbyte	[31:24]	[23:0]
1110	Reserved	-	-
1111	Reserved	-	-

34.2.3.5 M3IF Snooping Configuration Register 1 (M3IFSCFG1)

The M3IFSCFG1 register contains the enable bits for the lower 32 segments [31:0] in M3IFSCFG0 register. The Snooping feature is described in detail in Section 34.3.5.3, “Snooping Overview.” The field assignments for this register are shown in Figure 34-7 and the field descriptions are listed in Table 34-11.

Offset 0x002C (M3IFSCFG1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SSE0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SSE0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-7. M3IF Snooping Configuration Register 1 (M3IFSCFG1)

Table 34-11. M3IF Snooping Configuration Register 1 Field Descriptions

Field	Description
31–0 SSE0	Snooping Segment Enable 0. This register contains the enable bits for the lower 32 segments [31:0] in the snooping window (defined by the M3IFSCFG0 register). If snooping is enabled for segment #*x* (respective SSE0 bit is high), than any write access detected to that segment sets the DMA_ACCESS for one cycle, and the respective snooping status bit is set. If the SSE0 bit is low, and a write access to the respective segment is detected by the M3IF, only the relevant status bit in the snooping status register is set, but the DMA_ACCESS is be generated. 0 Snooping segment #x is disabled. 1 Snooping segment #x is enabled.

34.2.3.6 M3IF Snooping Configuration Register 2 (M3IFSCFG2)

M3IFSCFG2 register contains the enable bits for the upper 32 segments [63:32] in the M3IFSCFG0 register.The Snooping feature is described in detail in Section 34.3.5.3, “Snooping Overview.” The field assignments for this register are shown in Figure 34-8 and the field descriptions are listed in Table 34-12.

Offset 0x0030 (M3IFSCFG2) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SSE1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SSE1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-8. M3IF Snooping Configuration Register 2 (M3IFSCFG2)

Table 34-12. M3IF Snooping Configuration Register 2 Field Descriptions

Field	Description
31–0 SSE1	Snooping Segment Enable 1. This register contains the enable bits for the higher 32 segments [63:32] in the snooping window (defined by the M3IFSCFG1 register). If snooping is enabled for segment #x (respective SSE1 bit is high), than any write access detected to that segment sets the DMA_ACCESS for one cycle, and the respective snooping status bit is set. If the SSE1 bit is low, and a write access to the respective segment is detected by the M3IF, only the relevant status bit in the snooping status register is set but the DMA_ACCESS is not generated. 0 Snooping segment #x is disabled. 1 Snooping segment #x is enabled.

34.2.3.7 M3IF Snooping Status Register 0 (M3IFSSR0)

The M3IFSSR0 register contains the snooping status bits for the lower 32 segments. The Snooping feature is described in detail in Section 34.3.5.3, “Snooping Overview” on page 34-47. The field assignments for this register are shown in Figure 34-9 and the field descriptions are listed in Table 34-13.

Offset 0x0034 (M3IFSSR0) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SSS0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SSS0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-9. M3IF Snooping Status Register 0 (M3IFSSR0)

Table 34-13. M3IF Snooping Status Register 0 Field Descriptions

Field	Description
31–0 SSS0	Snooping Segment Status 0. This register contains the snooping status bits for the lower 32 segments [31:0] in the snooping window (defined by the M3IFSCFG0 register). A bit in the SSS0 register is asserted if snooping to the respective segment occurred. **Note:** If snooping occurred the status bit is updated regardless of the respective snooping segment enable bit SSE0[x]. The DMA_ACCESS is asserted only if the respective snooping segment enable bit SSE0[x] is enabled. 0 Snooping for segment #x did not occur. 1 Snooping for segment #x occurred.

34.2.3.8 M3IF Snooping Status Register 1 (M3IFSSR1)

The M3IFSSR1 register contains the snooping status bits for the upper 32 segments. The snooping feature is described in detail in Section 34.3.5.3, “Snooping Overview.” The field assignments for this register are shown in Figure 34-10 and the field descriptions are listed in Table 34-14.

Offset 0x0038 (M3IFSSR1) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SSS1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SSS1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-10. M3IF Snooping Status Register 1 (M3IFSSR1)

Table 34-14. M3IF Snooping Status Register 0 Field Descriptions

Field	Description
31–0 SSS1	SSS1 - Snooping Segment Status 1. This register contains the snooping status bits for the upper 32 segments [63:32] in the snooping window (defined by the M3IFSCFG1 register). A bit in the SSS1 register is asserted if snooping to the respective segment occurred. **Note:** If snooping occurred the status bit is updated regardless of the respective snooping segment enable bit SSE0[x]. The DMA_ACCESS is asserted only if the respective snooping segment enable bit SSE1[x] is enabled. 0 Snooping for segment #x did not occur. 1 Snooping for segment #x has occurred.

34.2.3.9 M3IF Master Lock WEIM CS*x* Register (M3IFMLWE*x*)

The field assignments for this register are shown in Figure 34-11 and the field descriptions are listed in Table 34-15.

Offset 0x0040 (M3IFMLWE0)
0x0044 (M3IFMLWE1)
0x0048 (M3IFMLWE2)
0x004C (M3IFMLWE3)
0x0050 (M3IFMLWE4)
0x0054 (M3IFMLWE5)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	WEMAx	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	MLWE*x*_EN	MLWE*x*		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 34-11. M3IF Lock WEIM CS*x* Register (M3IFMLWE*x*)

Table 34-15. M3IF Lock WEIM CS*x* Register Field Descriptions

Field	Description
31 WEMAx	WEIM CSx (0-5) Memory Active. This is a read-only status bit, that if set indicates that an active/pending access to a WEIM CSx memory exists. The WEIMx bit is set on one of the following conditions: • MLWEx_EN cleared - any active/pending access to WEIM CSx memory space sets the bit (until the access is completed). • MLWEx_EN is set - any accesses to WEIM CSx memory space initiated previously to MLWEx_EN assertion, keeps the WEMAx status bit set. The bit clears after all pending/active accesses execution is completed. Access from master number equal to MLWEx field does not assert the status bit. **Note:** When MLWEx_EN is set, any new accesses (initiated after MLWEx_EN assertion) to WEIM CSx memories (or to M3IFMLWEx register**)** not from MLWEx master are pending without setting WEMAx to 1. Both the M3IFMLWEx register and the WEIM CSx space region are locked to the MLWEx port. 0 No active/pending access to WEIM CSx memory exists. 1 Indicates an active/pending access to WEIM CSx memory exists.
30–4	Reserved

Table 34-15. M3IF Lock WEIM CS*x* Register Field Descriptions (Continued)

Field	Description
3 MLWEx_EN	Master Lock WEIM CS*x* Access Enable. This bit enables the Master Lock WEIM CSx access (MLWEx). The reset value of this bit is 0. **Note:** After MLWEx master does not need the lock any more, the master should clear MLWEx_EN bit, so WEIM CSx memory region is open to all masters. 0 Master Lock WEIM CSx access (MLWEx) disabled. 1 Master Lock WEIM CSx access (MLWEx) enabled
2–0 MLWE*x*	MLWEx - Master Lock WEIM CS*x* Access. This 3-bit field defines the master port number (MPG) that is the only one in the system served by the WEIM controller. All accesses to the WEiM CS*x* memory space from the other masters are postponed. The reset value of the MLWE*x* is 0. 1. Prior to lock accesses, the MLGE master should perform the following steps: 2. Set the MLWEx_EN bit and the MLWEx field (with the desired value) in the M3IFMLWEx register. 3. Read M3IFMLWEx register and check: WEMAx status bit is cleared (no pending/active accesses to WEIM CSx memory space exists). MLWEx_EN bit is set. MLWEx (value) points to the required port number (master port number that requires lock accesses). 000 Master Port Gasket 0 001 Master Port Gasket 1 010 Master Port Gasket 2 011 Master Port Gasket 3 100 Master Port Gasket 4 101 Master Port Gasket 5 110 Master Port Gasket 6 111 Master Port Gasket 7

34.3 Functional Description

This section provides the functional description for the M3IF module.

34.3.1 Master Port Gasket (MPG)

The MPG is a flexible port gasket. Up to 8 masters can be connected to the M3IF with any combination of the following MPG port types:

- MPG: Master port gasket for ARM11 AMBA AHB-Lite 32-bit data bus.
- MPG64: Master port gasket AMBA AHB-Lite 64-bit data bus.

The number and type of ports in use is system-dependent, and the unused ports are disconnected at the system level. Each of the MPG gaskets is assigned a single port type, and communicates with a single master.

34.3.1.1 Overview of MPG Operation

The MPG port gasket is used for those system masters that are 32-bit ARM11 AHB-Lite bus compatible. The MPG port gasket appears as a slave to any master it connects to. Table 34-16 lists the access types supported by the MPG.

Table 34-16. MPG Supported Burst Accesses

HBURST	TYPE	M3IF SLAVES		
		ESDRAMC 32-bit	WEIM 32-bit	NFC[1] 16/32-bit
000	SINGLE	YES[2]	YES	YES
001	INCR	YES	YES	YES
010	WRAP 4	YES	YES	NO
011	INCR 4	YES	YES	YES
100	WRAP 8	YES	YES	NO
101	INCR 8	YES	YES	YES
110	WRAP 16	NO	YES	NO
111	INCR 16	NO	YES	YES

1 NFC does not support accesses of 8-bit data width.

2 ESDRAMC and WEIM supports only word-size bursts (32 bits). Since SINGLE access is not a burst type access, byte (8 bits) or half -word (16 bits) is supported as well.

NOTE

Unsupported access types produce undefined behavior, but an error response is not generated.

Figure 34-12 shows the MPG port interface diagram. The interface is ARM 11 AMBA AHB-Lite compatible (does not support RETRY and SPLIT transfers).



M# - M3IF Master port number (from 0 to 8)
S# - Slave port number
MAB - Master Arbitrator and Buffering

Figure 34-12. Master Port Gasket (MPG) Interface Diagram

The MPG works with both M3A and MAB, and outputs AHB_BUS and CONTROL signals to/from M3A (including requests to ESDRAMC and other controllers). The MPG decodes AHB bus inputs, converts them to pass through the MAB_CONTROL bus as address, data, and control signals (for instance suspend and abort commands).

After an accesses is initiated by one of the M3IF masters, the access reaches the respective MPG. The MPG asserts the request signal toward the M3A which starts the arbitration process. Once the arbitration is completed and the request can gain access to the bus, the request is accepted by the MPG and the handshake between the MPG and the M3A is completed for that access. If the access was not targeted toward the ESDRAMC, the master can start the access (by passing the master AHB bus) toward the respective slave (NFC, WEIM).

If the initiated access is targeted to the ESDRAMC after the M3A arbitration process is completed, the request is transferred toward the MAB, which arbitrates and schedules the access toward the ESDRAMC as a function of ESDRAMC state. An internal handshake between the MAB and ESDRAMC is used to schedule the new access, and once the handshake is completed, the MAB asserts the request accept signal toward the MPG. All ESDRAMC-related AHB signals are transferred from the master to the MPG which convert them to an internal protocol between the MPG and the MAB.

The MPG also converts MAB or M3A outputs to the AHB standard interface. Table 34-17 presents the signals name in both modules.

Table 34-17. MPG MAX Signals

AHB master - Signal Name	MPG - Signal Name	Description
S#_HWRITE (o)	M3IF_HWRITE_M# (I)	HWRITE high indicates a write transfer. HWRITE low indicates a read transfer.
S#_HPROT[3:0] (O)	M3IF_HPROT_M#[3:0] (I)	The protection control signals provide additional information about a bus access. For more information on this signal see Protection paragraph at the AHB specification. M3IF is using only HPROT[1] signal - user/supervisor access.This signal is used to protect both registers and restricted memory regions. An error response is generated in case of protection violation—for example, access supervisor registers/memory regions in user mode.
S#_HSIZE[1:0] (O)	M3IF_HSIZE_M#[1:0] (I)	Indicates the size of the transfer 00 8-bits (Byte) 01 16-bits (Half-word) 10 32-bits (Word) 11 Not define for MPG
S#_HMASTER[3:0] (O)	not defined	Not used by M3IF.
S#_HBURST[2:0] (O)	M3IF_HBURST_M#[2:0] (I)	Burst information is provided using HBURST signal, and the 8 possible types are: 000 SINGLE (Single transfer) 001 INCR (Incrementing burst of unspecified length) 010 WRAP4 (4-beat wrapping burst) 011 INCR4 (4-beat incrementing burst) 100 WRAP8 (8-beat wrapping burst) 101 INCR8 (8-beat incrementing burst) 110 WRAP16 (16-beat wrapping burst)[1] 111 INCR16 (16-beat incrementing burst)[1]
S#_HADDR[31:0] (O)	M3IF_HADDR_M#[31:0] (I)	Indicates the 32 bits memory ADDRESS bus.
S#_HWDATA[31:0] (O)	M3IF_HWDATA_M#[31:0] (I)	The write data bus is driven by the master during write transfers (on data phase). If the transfer is extended then the bus master hold the data valid until the transfer completes, as indicated by HREADY HIGH.

Table 34-17. MPG MAX Signals (Continued)

AHB master - Signal Name	MPG - Signal Name	Description
S#_HTRANS[1:0] (O)	M3IF_HTRANS_M#[1:0] (I)	Each transfer can be classified into one of four different types, as indicated by the HTRANS[1:0] signals: 00 IDLE. Indicates that no data transfer is required. The IDLE transfer type is used when a bus master is granted the bus, but does not wish to perform a data transfer. M3IF provides a zero wait state OKAY response to IDLE transfers. 01 BUSY. The BUSY transfer type allows bus masters to insert IDLE cycles in the middle of bursts of transfers. This transfer type indicates that the bus master is continuing with a burst of transfers, but the next transfer cannot take place immediately. M3IF provides a zero wait state OKAY response to IDLE transfers. When a master uses the BUSY transfer type the address and control signals reflects the next transfer in the burst. 10 NONSEQ. Indicates the first transfer of a burst or a single transfer. Single transfers on the bus are treated as bursts of one and therefore the transfer type is NONSEQUENTIAL. 11 SEQ. The remaining transfers in a burst are SEQUENTIAL and the address and control are related to the previous transfer. In the case of a wrapping burst the address of the transfer wraps at the boundary equal to the size (in bytes) multiplied by the number of beats in the transfer (4,8 or 16).
S#_HBSTRB[3:0] (O)	M3IF_HBSTRB_M#[3:0] (I)	Indicates which byte lanes are valid for each word transfer.[2]
S#_HUNALIGN (O)	M3IF_HUNALIGN (I)	Signal to indicate an unalign access requiring HBSTRB information.[2]
S#_HMASTLOCK (O)	M3IF_HMASTLOCK (I)	Indicates that the current master is performing a locked sequence of transfers.
S#_HREADY (I)	M3IF_HREADY_M# (O)	M3IF uses HREADY signal to insert the appropriate number of wait states in to the transfer (the M3IF adds wait states as long as the HREADY in signal is negated). The transfer completes with HREADY HIGH (and an OKAY response, which indicates the successful completion of the transfer). One wait state is added for every cycle that has HREADY negated.

Table 34-17. MPG MAX Signals (Continued)

AHB master - Signal Name	MPG - Signal Name	Description
S#_HRESP0 (I)	M3IF_HRESP0_M# (O)	The (HRESP0) response is used by the M3IF to indicate some form of error condition with the associated transfer. Since M3IF is AHB Lite compatible (AHB SPLIT and RETRY protocols are not supported) means that only one response signal is needed. HREPS0 encoding is: 0 OKAY. When HREADY is HIGH this shows the transfer has completed successfully. The OKAY response is also used for any additional cycles that are inserted, with HREADY LOW. 1 ERROR. This (two cycle) response shows an error has occurred. The error condition is signalled to the bus master so it is aware the transfer has been unsuccessful. M3IF response with Error on cases as specified in Section 34.3.1.4, “MPG Transfer Response” on page 1-40.
S#_HRDATA[31:0] (I)	M3IF_HRDATA[31:0] (O)	The read data bus is driven by the M3IF during read transfers. If M3IF extends the read transfer by holding HREADY low, then M3IF provides valid data at the end of the final cycle of the transfer, as indicated by HREADY high.

[1]INCR16/WRAP16 are supported only for accesses addressed to the WEIM.
[2]HUANLIGN and HBSTRB are supported only by ESDRAMC and WEIM.

A granted bus master starts an AMBA AHB transfer by driving the address and control signals. These signals provides information on the address, direction and width of the transfer, as well as indication if the transfer forms parts of a burst. Two different forms of burst transfers are allowed:

- Incrementing bursts, which do not wrap at address boundaries.
- Wrapping bursts, which wrap at particular address boundaries.

A write data bus is used to move data from the master to M3IF, while read data bus is used to move data from M3IF to the master.

Every transfer consists of:

- An address and control cycle (address phase)
- One or more cycles for the data (data phase)

Since the first address phase cannot be extended (since it always get HREADY asserted high) M3IF samples all control bus during first address phase, so if the master does not gain access immediately, the address phase information is saved. The data, however, can be extended by using M3IF_HREADY_MX signal. When LOW this signal causes wait states to be inserted into the transfer and allows extra time for M3IF (ESDRAMC or memories) to provide or sample data. In this way, back to back access between different/same slave can be performed and MPG stores all needed bus/signals so that when the master gains access, all the needed bus/signals are available.

During a transfer the M3IF shows the status using only one response signal HRESP0 (since M3IF is only AHB Lite compatible),

- 0 - OKAY—The OKAY response is used to indicate that the transfer is progressing normally and when M3IF_HREADY_MX goes high this shows the transfer has completed successfully.
- 1 - ERROR—The ERROR response indicates that a transfer error has occurred and the transfer has been unsuccessful.

34.3.1.2 MPG Basic Transfer

An AMBA AHB transfer consists of two distinct sections:

- The address phase.
- The data phase, which may require several cycles. This is achieved using the M3IF_HREADY_MX signal.

Figure 34-13 shows the simplest transfer, one data with no wait states.

- The AHB lite bus compatible master drives the address and control signals onto the bus after the rising edge of the clock.
- M3IF then samples the address and control information in the next rising edge of the clock and access starts (memory is not busy).
- After M3IF has sampled the address and control (and derived the appropriate command to the memory) it can start to drive the appropriate response and this is sampled by the bus master on the third rising edge of the clock.



Figure 34-13. MPG Simple Transfer

The address phase of any transfer occurs during the data phase of the previous transfer. This overlapping of address and data is at the pipelined nature of the AHB bus and allows for high performance operation.

M3IF may insert wait states into any transfer, as shown in Figure 34-14, which extends the transfer allowing additional time for completion.



Figure 34-14. MPG with Wait States

- For write operations the bus master holds the data stable throughout the extended cycles.
- For read transfer the M3IF does not have to provide valid data until the transfer is about to complete.

When a transfer is extended in this way it has the side effect of extending the address phase of the following transfer. This is illustrated in Figure 34-15, which shows three transfers to unrelated addresses, A, B, and C.

- The transfers to addresses A and C are both zero state.
- The transfer to address B is one wait state.

Extending the data phase of the transfer to address B has the effect of extending the address phase of the transfer to address C.



Figure 34-15. MPG Multiple Transfers

34.3.1.3 MPG Transfer Type

Every transfer can be classified into one of four different types, as indicated by SX_HTRANS[1:0] signals as described in Table 34-17. Figure 34-16 shows a number of different transfer types being used.

- The first transfer is the start of a burst and therefore is NON-SEQUENTIAL.
- The master is unable to perform the second transfer of the burst immediately and therefore the master uses BUSY transfer to delay the start of the next transfer (after M3IF sees BUSY with HREADY high it continues to give HREADY high until HTRANS bus changes from BUSY and then HREADY acts as usual). In this example the master requires only one cycle before it is ready to start the next transfer in the burst, which completes with no wait states.
- The master performs the third transfer of the burst immediately, but this time the M3IF is unable to complete and uses M3IF_HREADY_MX to insert a single wait state.
- The final transfer of the burst completes with zero wait states.



Figure 34-16. MPG - Transfer Type Examples

34.3.1.4 MPG Transfer Response

Whenever M3IF is accessed it provides a response which indicates the status of the transfer. The M3IF_HREADY_MX signal is used to extend the transfer and this works in combination with the response signals, M3IF_HRESP_MX, which provide the status of the transfer. M3IF can complete the transfer in a number of ways:

- Complete the transfer immediately.
- Insert one or more wait states to allow time to complete the transfer.
- Signal error to indicate that the transfer has failed.

The M3IF_HREADY_MX signal is used to extend the data portion/phase of a transfer. When LOW the M3IF_HREADY_MX indicates the transfer is to be extended and when HIGH indicates that data transfer had completed. Both M3IF_HREADY_MX and M3IF_HRESP0 encoding is described in Figure 34-13. It should be noted that M3IF does not support AMBA AHB, SPLIT and RETRY transfer response.

A transfer completes successfully (as defined by the AHB bus protocol) with M3IF_HREADY_MX HIGH and an OKAY response (M3IF_HRESP[1] LOW). A transfer completes unsuccessfully (ERROR response) with two consecutive cycles of M3IF_HRESP[1] HIGH, while during the first cycle M3IF_HREADY_MX is LOW and during the second cycle M3IF_HREADY_MX is HIGH (as defined by the AHB bus protocol). The ERROR response is used by the M3IF to indicate one of the following error types (which can be associated with the transfer):

- Master is trying to access a disabled CSD in the ESDRAMC system register.
- Master in user mode is trying to access a CSD that is configured to SUPERVISOR access only.
- System gave software reset command to ESDRAMC while access to ESDRAMC is in progress.
- A non predefined master that accesses a region that is marked as a Watermark region.

- Error response coming from all other memory controllers (except ESDRAMC).
- Access to ESDRAMC registers during an active access to SDRAM memory.

NOTE

The M3IF controls/handles ESDRAMC error response logic, and only transfer the error response signal from all other memory controllers (NFC and WEIM). For more details regarding the error response generation from the other memory controllers, consult the respective memory controller specification document available in the respective system architecture.

If an error response is generated by the MPG on the beginning of an access, the access is not executed and none of the data that is supposed to be read/written is transferred. However, if the error response has been given after few data transfers (in a burst access), the status of the first data transfer before the error response, for write access, is unknown (data maybe written or not) and the master should treat the data of the whole access as unknown data. In the case that this access was a read access the data that has been transferred until the error response is valid data and master can use it. If an error occurs during a burst access, the M3IF generates an (AHB) error response for all remaining beats from the burst.

34.3.1.5 MPG Burst Operation

Four, eight and sixteen-beat bursts are defined in the AMBA AHB protocol, as well as incremental undefined length bursts and single transfers. Both incrementing and wrapping bursts are supported in the protocol. A detailed description of the supported access type by the MPG is shown at Table 34-16.

Burst information is provided using SX_HBURST[2:0] signal and the eight possible types are defined in Figure 34-13. It is acceptable to perform single transfers using an unspecified length incrementing burst which only has a burst length of one.

The burst size indicates the number of beats in the burst, not the number of bytes transferred. The total amount of data transferred in a burst is calculated by multiplying the number of beats by the amount of data in each beat, as indicated by SX_HSIZE[1:0]. SX_HSIZE[1:0] encoding is shown in Figure 34-13. The size is used in conjunction with the SX_HBURST[2:0] signals to determine the address boundary for wrapping bursts.

All transfers within a burst must be aligned to the address boundary equal to the size of the transfer (that must be a word as mentioned). For example, word transfers must be aligned to word address boundaries (that is A[1:0]=00). If an unalign access is being perform HUNALIGN signal must be asserted high and the respective HBSTRB bus must be given by the master.

NOTE

Unaligned burst crossing bus width boundary is supported only if the eventual number of transfers on the bus is not higher than the value implied by the HBURST.

Four-beat wrapping and incrementing burst are shown in Figure 34-17 and Figure 34-18 respectively.



Figure 34-17. MPG Four Beat Wrapping Burst



Figure 34-18. MPG Four Beat Incrementing Burst

34.3.1.6 MPG Early Burst Termination

M3IF can determine when a burst has terminated early by monitoring the SX_HTRANS[1:0] signals and ensuring that after the start of the burst every transfer is labelled as SEQUENTIAL or BUSY. If a

NON-SEQUENTIAL transfer occurs in middle of a burst it indicates that a new burst has started and therefore the previous one must be terminated immediately. If an IDLE transfer occurs in middle of a burst, it indicates the burst should be terminated immediately.

If a master cannot complete a burst because it loses ownership of the bus (for example, MAX slave port SX_HTRANS[1:0] is IDLE during a burst access due to MAX internal arbitration logic, means that the served MAX master port loses ownership of the bus) then it must rebuild the burst appropriately when it re-gains access to the bus. For example, if a master has only completed one beat of a four-beat burst then it must use an undefined-length burst to perform the remaining three transfers. Figure 34-19 shows incrementing bursts of undefined length that starts after aborting previous INCR 4 burst access.



Figure 34-19. MPG Undefined Length Bursts

NOTE

To perform burst access length not equal to 4 or 8 words, it is possible to start INCR access of undefined length and to abort it after the desired words, or to start 4/8 burst length access and to abort it after the desired word., Both ways are supported by the M3IF and it is the master's decision which way to choose.

34.3.1.7 Multi-Endian Byte Order

M3IF supports multi-endian byte order. For example, there is an endian signal input to each one of the MPGs. The endian signal from each master should be static after reset, which means that all accesses from each master have the same byte order. If, in a given system, there are masters connected to the M3IF that do not drive endian signals (that is, they support only one endian type, big or little) the respective MPGs

big-endian signal should be static, meaning connected to 0 or 1 (depends on the byte order supported by the master connected to it). M3IF does NOT support shared external memory areas for masters with different endian modes. This feature should be handled by software or other additional hardware in the system.

34.3.2 Master Port Gasket 64 (MPG64)

34.3.2.1 Overview

The MPG64 port gasket is used for those system masters that have 64 bits data bus. Currently this gasket is used by the Layer2 Cache module. Table 34-18 presents the access types supported by the MPG.

Table 34-18. MPG64 Supported Burst Accesses

HBURST	TYPE	M3IF SLAVES					
		ESDRAMC		WEIM		NFC[1]	
		32 bit	64 bit	32 bit	64 bit	16/32 bit	64 bit
000	SINGLE	YES[2]	YES	YES[3]	YES	YES	YES
001	INCR	YES	YES	YES	YES	YES	YES
010	WRAP 4	YES	YES	YES	YES	NO	NO
011	INCR 4	YES	YES	YES	YES	YES	YES
100	WRAP 8	YES	NO	YES	NO	NO	NO
101	INCR 8	YES	YES	YES	YES	YES	YES
110	WRAP 16	NO	NO	YES	NO	NO	NO
111	INCR 16	NO	NO	YES	NO	YES	NO

1 NFC does not support accesses of 8 bit data width.

2 M3IF MPG64 supports only double word (64 bits) or word (32 bits) size bursts. Since SINGLE access is not a burst type access, byte (8 bits) or half word (16 bits) is supported as well.

NOTE

Unsupported accesses type cause undetermined behavior (that is, an error response is not generated).

For MPG64 brief overview description see Section 34.3.1.1, “Overview of MPG Operation.” Table 34-19 only shows the buses that have different widths, all other signals are the same as described in Table 34-18.

Table 34-19. MPG64 Additional Signals

64-Bit Master - Signal Name	MPG64 - Signal Name	Description
S#_HBSTRB[7:0] (O)	M3IF_HBSTRB_M#[7:0] (I)	Indicates which byte lanes are valid. (each bit for each byte)—extended to 8 bits.[1]
S#_HWDATA[63:0] (o)	M3IF_HWDATA_M#[63:0] (I)	The write data bus extended to 64 bit width

Table 34-19. MPG64 Additional Signals (Continued)

64-Bit Master - Signal Name	MPG64 - Signal Name	Description
S#_HSIZE[1:0] (O)	M3IF_HSIZE_M#[1:0] (I)	Indicates the size of the transfer 00 - 8 bits (Byte) 01 - 16 bits (Halfword) 10 - 32 bits (Word) 11- 64 bits (Double-Word) (defined only for MPG64)
S#_HBURST[2:0] (O)	M3IF_HBURST_M#[2:0] (I)	Burst information is provided using HBURST signal, and the 8 possible types are; 000- SINGLE (Single transfer) 001- INCR (Incrementing burst of unspecified length) 010- WRAP4 (4-beat wrapping burst) 011 - INCR4 (4-beat incrementing burst) 100 - WRAP8 (8-beat wrapping burst) 101 - INCR8 (8-beat incrementing burst) 110 - WRAP16 (16-beat wrapping burst) 111 - INCR16 (16-beat incrementing burst)
S#_HRDATA[63:0] (I)	M3IF_HRDATA_M#[63:0] (O)	The read data bus extended to 64 bit width

[1]HUANLIGN and HBSTRB are supported only by ESDRAMC and WEIM.

34.3.2.2 MPG64 Basic Transfer

All Basic transfer for 32 bits access are perform as AMBA-AHB usual access as described at Section 34.3.1.2, “MPG Basic Transfer.”

All 64 bits access are performed differently. Since the output data port is 32 bits wide, each 64 bit (double word) access is translated into 2 separated access, so a single read/write access of 64 bits is translated by the MPG64 into two single read/write 32 bits access. Burst length of 4 double words is being translated into 8 words (32 bits) burst length and 8 double words burst length is translated into 2 bursts of 8 words (32 bits) length. For 32-bit LPDDR there is no need for the MPG64 gasket to translate the access since 64 bits can be transferred by the LPDDR each cycle.

34.3.2.3 MPG64 Transfer Type

See Section 34.3.1.3, “MPG Transfer Type.”

34.3.2.4 MPG64 Transfer Response

See Section 34.3.1.4, “MPG Transfer Response.”

34.3.2.5 MPG64 Burst Operation

There are few things different than what is described in Section 34.3.1.5, “MPG Burst Operation.”

The size of each beat can be either 8, 16, 32 or 64-bits (byte/half word/word/double word), as shown in Table 34-18. If a burst access of double word is issued, WRAP8, INCR16 and WRAP16 are not supported by the M3IF.

34.3.2.6 MPG64 Early Burst Termination

See Section 34.3.1.6, “MPG Early Burst Termination.”

34.3.2.7 MPG64 Multi-Endian Byte Order

See Section 34.3.1.7, “Multi-Endian Byte Order.”

34.3.3 M3IF Arbitration (M3A)

34.3.3.1 Overview

The M3A is a programmable arbiter. All incoming requests from the different masters are on hold until access is granted by the arbiter. The arbitration is performed by a round robin algorithm which grants the access to the master that holds the token. In the case that a master holds the token but does not request access (to one of the M3IF slaves), the bus is granted to the nearest requesting master with a higher round robin number.

The internal signal bus free indicates the FF1 algorithm to choose a new master. The bus_free signal is asserted high by the M3A by monitoring HTRANS bus of the active master (the master that grants access). As soon as the M3A notices that the access has been accomplished (HTRANS equal to NONSEQ or IDLE with HREADY asserted high) it allows to a new master to gain access according to the round robin value. When a new master gains an access, the M3A transfers the AHB bus coming from this master to all memory controllers with an hsel signal to the specific memory controller (all others get low hsel).

Because MAB can get multiple access to the ESDRAMC and pass accesses to the ESDRAMC according to internal handshake between the ESDRAMC and the MAB, the M3A allow multiple access to pass to the MAB without waiting for previous accesses to be completed.

The M3A passes the request to the MAB if the access is to the ESDRAMC, and passes a new access to the MAB (before the previous/active master access is completed) if the master with the token is accessing the ESDRAMC If the request is for a different memory controller the M3A holds the access until all pending transfers in the MAB (ESDRAMC accesses) are finished, after which the bus_free signal asserts high to indicate the MAB has completed all incoming requests.

There are two different access paths, as follows:

- Access requests to SDRAM/LPDDR/DDR2. These involve the ESDRAMC memory controller. The access path is as follows:
  a) Master #*x* initiates access to memory by asserting the M#_ESDCTL_REQ signal.
  b) M3A arbitrates the master request.
  c) After successful arbitration, M3A passes the request to MAB by asserting the MASTER_REQ_EN signal.
  d) MAB and the respective MPG (that initiated the access) handle the access directly from/to the ESDRAMC, without involving the M3A.
  e) All data transfer is accomplished by the ESDRAMC and the external memory.

- Access requests to non–ESDRAMC-controlled memories. These accesses involve the respective memory controller. The access path is as follows:
  a) Master #*x* initiates access to non–ESDRAMC-controlled memory, by asserting the M#_GENERAL_REQ signal.
  b) M3A arbitrates the master request.
  c) After successful arbitration M3A passes the AHB bus (address, data, control signals) of the respective master to the relevant memory controller.
  d) M3A and the respective MPG (the one that initiated the access) handle the access from/to the relevant memory controller (MAB is not involved).
  e) All data transfer is accomplished by the relevant memory controller and the external memory.



Figure 34-20. M3A Block Diagram

NOTE

Although the AHB bus indicates only one direction, the round robin scheme demultiplexes the AHB response signals (HREADY, HRESP, and HRDATA) from all slaves except for ESDRAMC (which directly to the MPG).

Figure 34-21 illustrates a simple transfer (all previous accesses are completed, and there are no other pending requests) between one of the M3IF masters and the WEIM module. There is one cycle penalty at the beginning of the access. The MPG samples the access relevant signals and de-asserts HREADY signal toward the master, until the target slave confirms the access (WEIM_HREADY high with WEIM_NONSEQ cycle). After the target slave (WEIM in this example) confirms the request (HREADY high with WEIM_NONSEQ cycle) the access traffic (control and data) is direct between the master and the target slave (WEIM).



Figure 34-21. M3A Simple Transfer Timing Diagram

34.3.3.2 M3A—Find First 1 (FF1) Algorithm

Arbitration between the various requests is done by Find First 1 algorithm based on round robin algorithm (see Figure 34-22). If two or more masters request access to the M3IF the master with the token, or the master that is the first to receive the token (in case the master with the token does not request access) gains control over the AHB bus or enables his request signal to the MAB. For example, if masters 0, 1, and 6 requesting access at the same time and the token is at master 2, then master 6 gains control over the AHB bus or his request signal to the MAB is enabled, since it is the first to receive the token (this is done to reduce arbitration time, in this example 4 clock cycles are saved). The round robin pointer increase its value in two cases, if the master with the token does not request access or if the master with the token requests access and gains the AHB bus/enable request - on the cycle that the master gains the AHB bus/enable request the round robin pointer increases its value. If a master requests an access and has the token but does not gain access because no new access can pass on, the round robin does not increase until the master gains the AHB bus/enable request.



Figure 34-22. M3A—Round Robin Token Chain—Equal Priority

There is an option to program the round robin to work with different priority using MRRP field of the M3IF control register. When the MRRP equals 0, no priority is given to any master, so the probability of gaining access is equal for each one of the masters.

If one or more bits of the MRRP are set to 1, the priority changes, and all master whose bits are set to 1 get together 50% priority of gaining access. For example, if both master 1 and master 4 bits set to 1 in the MRRP field, the priority to gain access of master 1 and 4 together is 50%. If only one bit is set the respective master (that his bit is set) alone has 50% priority to gain access.

NOTE

By default (after reset) all MRRP bits are cleared, means that all M3IF masters have the same priority.

The 50% priority refers only to the round robin mechanism. If a non priority master (MRRP respective bit is not set) with the token is already waiting to gain the bus the new coming request from the priority master (MRRP respective bit is set) does not gain access before the previous master request is completed. Additionally, the priority master cannot terminate an ongoing access of any other masters. Figure 34-23 shows the round robin chain in case that MRRP configured to 8'b00010010 - master 1 and 4 set to 1.



Figure 34-23. M3A—Round Robin Token Chain—Masters 1 and 4 has 50% Priority

34.3.3.3 bus_free Signal Algorithm

When the bus_free signal asserts high, it indicates the new master can gain access. The bus_free asserts high in the following cases:

- When the previous access is a non-ESDRAMC access, the HTRANS bus of the previous master that gained the access is equal to NON SEQUENTIAL or IDLE, and HREADY is asserted high.
- When the previous access is an ESDRAMC access, and the new master that gains access was also an ESDRAMC access.
- When the previous access or accesses are ESDRAMC accesses and all previous accesses are finished.

NOTE

To avoid contention between the memory controllers/memories, there is a special signal from the MPGs and from the MAB to the M3A that goes to the bus_free algorithm indicating which kind of slave is still using shared I/O pins, so no new access to a different memory begins.

34.3.4 Master Arbitration and Buffering (MAB)

34.3.4.1 Overview of MAB Operation

The MAB arbiter uses the same programmable arbiter as the M3A (Section 34.3.3.2, "M3A—Find First 1 (FF1) Algorithm"). All incoming requests from the different masters are put on hold until access is granted by the arbiter. The MAB communicates with the ESDRAMC and grants access at the earliest possible time, for example when the ESDRAMC is ready to handle a new memory request. Each time ESDRAMC can get a new access, the new access is sampled into the CONTROL and DATA buffers so ESDRAMC

receives stable inputs during the time the access is in progress. The DATA buffer is sampled according to ESDRAMC write acknowledge response. Figure 34-24 shows MAB operation block diagram.



Figure 34-24. MAB Overview Block Diagram

34.3.4.2 M3B—Find First 1 (FF1) Algorithm

This operation of the arbiter algorithm is identical to the M3A arbiter algorithm described in Section 34.3.3.2, “M3A—Find First 1 (FF1) Algorithm.”

Each time NEW_ACCESS goes HIGH it indicates that the EDRAMC is ready to handle a new memory request, meaning that the previous request is either completed or controlled by the SDRAM memory. During the same cycle the memory port is granted to the master with the token. Figure 34-25 shows the arbitration process for 4 master requests. At the first clock cycle masters M0, M1, and M2 simultaneously request the memory port. At the rising edge of the clock (while NEW_ACCESS is HIGH) master M0 has

the token, so the memory port is controlled by M0 (see MASTER_CONTROL signals). During that time all M3IF_HREADY_M# signals are low, besides M3IF_HREADY_M3 which was the previous served master.

The same arbitration process occurs for the following requests. Master M1 has the token and grant access to the ESDRAMC (see MASTER_CONTROL). HREADY of master M0 asserted high and accomplished the previous access. After several cycles M0 assert the REQUEST signal again due to a new access.



Figure 34-25. MAB Arbitration Process Time Diagram

Once a master has control over the port, the other requests remain on hold, meaning that their M3IF_HREADY_M# is LOW. The current master has control over the memory port until it completes the requested transfer. The new master gaining access to the memory port is the master with the new token.

The MAB ADDR/CTRL MUX and WDATA MUX connect (using the round robin algorithm) the selected master and when NEW_ACCESS arrives the MUX output is sampled by the MAB so that a stable bus is provided to ESDRAMC. After a new access is detected by the ESDRAMC, data transfer between the memory and the masters can start. In order for the MAB to serve more than one master at a time, a cyclic 4 entry FIFO with two pointers (read/write) is used. The FIFO read pointer is used (by the Decode block) as the selector for the memory RESPONSE signals and for the WDATA MUX, while the FIFO write pointer is used to add a new master to the FIFO entries. (since ESDRAMC hides latency a new access can start before previous access ended. This why this MUX control should work separately for information to the ESDRAMC and ESDRAMC response.

Figure 34-26 shows a detailed multi master memory request time diagram. The diagram shows two masters presenting memory request (AMBA AHB) signals and their conversion by the MPG and MAB to the ESDRAMC. The HRDATA timing is also shown with the respective M3IF_HREADY_M# signal. The HRDATA bus from the memory (during READ transfers) is shared with all present masters (except 64-bit masters that become a 64-bit bus after decoding by MPG64), while the arbitration is completed by the use of the M3IF_HREADY_M# signals at the master level.



Figure 34-26. MAB Multi-Master Request Time Diagram

34.3.4.3 M3IF Operation During HMASTLOCK Accesses

If a HMASTLOCK access to any memory controller (memory space) is initiated by one of the M3IF masters, the request need to pass the arbitration like a regular access. After the access passes the arbitration

it “locks” the arbitration and all other accesses (regardless to memory space destination) remain pending until the HMASTLOCK signal negates (from the master that initiated the HMASTLOCK access).

While HMASTLOCK is asserted, all accesses initiated by the locking master are executed without arbitration, while all other masters accesses remain pending.

NOTE

During HMASTLOCK high, the locking master is not allowed to change the memory space destination from SDR/DDR SDRAM space to non-SDR/DDR SDRAM, or vice versa.

34.3.4.4 DVFS Protocol

When CCM needs to perform a frequency change (due to the DVFS algorithm) the CCM asserts the dvfs_req signal. After dvfs_req assertion, the M3IF blocks all new accesses to the ESDRAMC (accesses to other memory controllers are not affected). More on, the M3IF (MAB) requests the ESDRAMC to place the external SDR/LPDD R SDRAM memory into self-refresh mode.

Once, all active accesses to the ESDRAMC (prior to dvfs_req assertion) are completed and the external SDR/LPDDR/DDR2 SDRAM memory is in self refresh mode the M3IF asserts the dvfs_grant signal, which indicates the CCM that the EMI is ready for the frequency change.

After the frequency change is completed, the CCM negates the dvfs_req. After dvfs_req negation the M3IF signals to the ESDRAMC to exit from self refresh mode, and all pending accesses to the ESDRAMC resume.

NOTE

Accesses to non- ESDRAMC memory controllers are not affected during the MAB DVFS protocol.

34.3.5 Watermark and Snooping Logic

34.3.5.1 Watermark in a System

M3IF has watermark capability. However, not all chips require watermarks. Therefore, in some chips the watermark pins of the M3IF are not connected and are assigned with a constant value to disable this capability. See the design specification to determine whether M3IF should have a watermark enabled or not.

34.3.5.2 Watermark Overview

The watermark is a security feature, that is used to protect a configurable memory region (watermark space) for up to 8 predefined different CS. The access to the watermark space is permitted only to one or more preselected M3IF ports, means that only the masters that are connected to those M3IF ports can access the watermark space. The masters are system dependent and cannot be changed by the software. The watermark ports are via programming and constant in a given system (the watermark port is connected by the system architecture to VCC/GND). The preselected ports are MPG5 and MPG6, which means that all masters that access the M3IF via those ports can access the memory regions that are defined as

watermark regions. Access to the watermark space by other masters is considered as a watermark violation, and a watermark interrupt is generated if enabled through the M3IFWCSR register (register details at Section 34.3.5, “Watermark and Snooping Logic”).

One watermark space can be defined for each predefined CS mapped by the M3IF. The watermark space is configurable through a set of 8 configuration registers that contains the watermark space base address for each chip select. The base address has a resolution of 1Kbyte, means:

- The lower base address can be set at the end of the first Kbyte at address 0x3FF.
- The base address can be set in steps of 1 Kbyte.

Figure 34-27 illustrates a watermark space of 48 Mbyte in SDRAM CSD0 memory region. The red shaded area in the figure is the watermark space defined in SDRAM CSD0 memory region. This memory region is accessible only by those masters that are connected to the predefined M3IF watermark ports. Accesses to this region by other masters generates an interrupt (if enabled through the watermark control and status register) and sets the respective watermark space (clear by one) status bit. The blue shaded area is the non protected SDRAM CSD0 memory region, means that it is accessible by all masters connected to the M3IF.

NOTE

In case that WEIM operates in collapse mode (CS0 and CS1 are combined as one space) the watermark region definition works as if CS0 and CS1 where separate spaces, for example, there are two watermark spaces. For example, if a watermark is defined in M3IFWCFG0 register as A3FF_FFFF, then the watermark region ends at A7FF_FFFF and accesses to A800_0000 and up are enabled for all masters (the region A800_0000 - AFFF_FFFF although belong to CS0 (due to collapse mode) is not seen as a watermark region). An additional watermark need to be defined in M3IFWCFG1 in order to define it as a watermark region as well.



Figure 34-27. SDRAM CS0 Watermark Space Visualization

34.3.5.3 Snooping Overview

The M3IF snooping feature (used by the Image Processor Unit, IPU), monitors and detects write accesses to a configurable window (snooping window) in one of the memory regions mapped by the M3IF. The snooping window base address, memory region, and window size are configurable parameters through the M3IFSCFG0 register (register details at Section 34.2.3.4, "M3IF Snooping Configuration Register 0 (M3IFSCFG0)"). The snooping window is further divided into 64 equally sized segments.

A detected write access to the snooping window results in:

- The respective segment status bit in M3IFSSR0 and/or M3IFSSR1 registers is set.
- DMA_ACCESS strobe is asserted for 1 clock cycle if the snooping segment enable bit is set for the snooped segment. The snooping segment enable bit is configured via 2 snooping configuration registers, M3IFSCFG1 and M3IFSCFG2.

It is the software's responsibility to clear the snooped segment status bits, but the snooped segment status bit is set for each snooping detection regardless of its value.

34.4 Initialization/Application Information

34.4.1 M3IF in a System

This section provides an example of M3IF initialization, integration and configuration in a given system.The system requirements are listed below:

- Several masters with external memories access capabilities.
  - ARM I-Cache - 32/64-bits data bus, according to chip demands.
  - ARM D-Cache - 32/64-bits data bus, according to chip demands.
  - DSP Platform - 32 bit data bus via watermark ports (according to SOC requirements)
    - Watermark space (0xA00E_FFFF) in WEIM CS0 and WEIM CS1 (0xA81F_FFFF)
    - Watermark Interrupt enable
  - Layer 2 Cache - 64 bit data bus
  - Layer 2 Cache - 32 bit data bus
  - IPU - 32-bit data bus with the following snooping requirements
    - 512Kbyte snooping window in SDRAM CSD1 memory region
    - Snooping window base address 0x9000_F000
    - Enable snooping for segments, 3, 7, 12-27, 32, 36-56
- The system uses 2 SDRAM memory devices (32 bits), a 32-bit Flash (via WEIM CS0) and one SRAM (via WEIM CS1). The number of memory devices depends on the chip definitions.

34.4.1.1 Watermark Requirements Settings

The following M3IF settings are needed to implement the system watermark requirements.

- WATERMARK_ PORT[7:0] connected to VCC or GND according to system definition (hard connecting to VCC/GND in the system level).

- Write address 0xA00E_FC00 to M3IFWCFG0 register, in order to set the watermark base address for WEIM CS0 memory region.
- Write address 0xA81E_FC00 to M3IFWCFG1 register, in order to set the watermark base address for WEIM CS1 memory region.
- Write 0x8000_0000 to M3IFWCSR register in order to enable the watermark interrupt generation.

34.4.1.2 Snooping Window Settings

The following M3IF settings are needed to implement the system snooping requirements.

- Write 0x9000_F011 to M3IFSCFG0 register to set the snooping window base address and size.
- Write 0x0FFF_F088 to M3IFSCFG1 register to enable snooping for the specified lower segments.
- Write 0x01FF_FFF1 to M3IFSCFG2 register to enable snooping for the specified higher segments.

Chapter 35
Multi-Layer AHB Crossbar Switch (MAX)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

35.1 Overview

This section provides an overview of the MAX. The purpose of the MAX is to concurrently support up to five simultaneous connections between master ports and slave ports. The MAX supports a 32-bit address bus width and a 32-bit data bus width at all master and slave ports. A simplified block diagram is shown in Figure 35-1.

NOTE

The ARM11 platform implements a 6 master by 5 slave configuration.



Figure 35-1. MAX Block Diagram

35.1.1 Features

The MAX has the ability to gain control of all the slave ports and prevent any masters from making accesses to the slave ports. This feature is useful when the user wishes to turn off the clocks to the system and needs to ensure that no bus activity is interrupted.

The MAX can put each slave port into a low-power park mode so that slave port does not dissipate any power by transitioning address, control or data signals when not being actively accessed by a master port.

Each slave port can also support multiple master priority schemes. Each slave port has a hardware input which selects the master priority scheme so the user can dynamically change master priority levels on a slave port by slave port basis.

The MAX allows for concurrent transactions to occur from any master port to any slave port. It is possible for four master ports and all slave ports to be in use at the same time as a result of independent master requests. If a slave port is simultaneously requested by more than one master port, arbitration logic selects the higher priority master and grant it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions.

35.1.2 Limitations

The MAX routes bus transactions initiated on the master ports to the appropriate slave ports. There is no provision included to route transactions initiated on the slave ports to other slave ports or to master ports. Simply put, the slave ports do not support the bus request/bus grant protocol, the MAX assumes it is the sole master of each slave port.

Since the MAX does not support the bus request/bus grant protocol, if multiple masters are to be connected to a single master port an external arbiter must be used, as shown in Figure 35-14. In the case of a single master connecting to a master port the single master's bus grant signal must be tied off in the asserted state, as shown in Figure 35-15.

Each master and slave port is fully AHB-Lite and AMBA V6 extensions compatible. The ports are not fully AHB compatible because the MAX does not support SPLITs or RETRYs.

35.1.3 General Operation

When a master makes an access to the MAX the access is immediately taken by the MAX. If the targeted slave port of the access is available then the access is immediately presented on the slave port. It is possible to make single clock (zero wait state) accesses through the MAX. If the targeted slave port of the access is busy or parked on a different master port, the requesting master sees wait states inserted (**hready** held negated) until the targeted slave port can service the master's request. The latency in servicing the request depends on each master's priority level and the responding peripheral's access time.

Since the MAX appears to be just another slave to the master device, the master device has no knowledge of whether or not it actually owns the slave port it is targeting. While the master does not have control of the slave port it is targeting, it is wait-stated.

A master is given control of the targeted slave port only after a previous access to a different slave port has completed, regardless of its priority on the newly targeted slave port. This prevents deadlock from

occurring when a master has an outstanding request to one slave port that has a long response time, has a pending access to a different slave port, and a lower priority master is also making a request to the same slave port as the pending access of the higher priority master.

Once the master has control of the slave port it is targeting, the master remains in control of that slave port until it gives up the slave port by running an IDLE cycle or by leaving that slave port for its next access. The master could also lose control of the slave port if another higher priority master makes a request to the slave port; however, if the master is running a locked or fixed length burst transfer it retains control of the slave port until that transfer is completed. Based on the AULB bit in the master general purpose control register (MGPCR) the master either retains control of the slave port when doing undefined length incrementing burst transfers or loses the bus to a higher-priority master.

The MAX terminates all master IDLE transfers (as opposed to allowing the termination to come from one of the slave buses). Additionally, when no master is requesting access to a slave port the MAX drives IDLE transfers onto the slave bus, even though a default master may be granted access to the slave port. When the MAX is controlling the slave bus (i.e. during low-power park or halt mode) the **hmaster** field indicates 0b0000.

When a slave bus is being IDLEd by the MAX it can park the slave port on the master port indicated by the PARK bits in the slave general purpose control register (SGPCR). This can be done in an attempt to save the initial clock of arbitration delay that would otherwise be seen if the master had to arbitrate to gain control of the slave port. The slave port can also be put into low-power park mode in attempt to save power.

35.2 MAX Interface Signals

This section provides information on MAX interface signals, including AHB master and slave interface signals as well as IP bus interface signals.

35.2.1 MAX Signal Overview

Table 35-1 provides an overview of MAX module interface signals.

Table 35-1. MAX Signals

Signal	Type	Description
System Signals		
hclk	Input	System clock
hreset_b	Input	System reset
max_halt_request	Input	Transfer lockdown request
max_halted	Output	All transfers halted
Master Port Interface Signals		
m0_hlock	Input	Master port 0 AHB locked transfer signal.
m0_hmastlock	Input	Master port 0 AHB locked transfer signal
m0_hmaster[3:0]	Input	Master port 0 AHB master identification

Table 35-1. MAX Signals (Continued)

Signal	Type	Description
m0_htrans[1:0]	Input	Master port 0 AHB transfer type
m0_hprot[3:0]	Input	Master port 0 AHB protection control
m0_hwrite	Input	Master port 0 AHB transfer direction
m0_hsize[1:0]	Input	Master port 0 AHB transfer size
m0_hburst[2:0]	Input	Master port 0 AHB burst type
m0_haddr[31:0]	Input	Master port 0 AHB address bus
m0_hwdata[31:0]	Input	Master port 0 AHB write data bus
m0_hrdata[31:0]	Output	Master port 0 AHB read data bus
m0_hready_out	Output	Master port 0 AHB transfer done out
m0_hresp0	Output	Master port 0 AHB response
m1_hlock	Input	Master port 1 AHB locked transfer signal.
m1_hmastlock	Input	Master port 1 AHB locked transfer signal
m1_hmaster[3:0]	Input	Master port 1 AHB master identification
m1_htrans[1:0]	Input	Master port 1 AHB transfer type
m1_hprot[3:0]	Input	Master port 1 AHB protection control
m1_hwrite	Input	Master port 1 AHB transfer direction
m1_hsize[1:0]	Input	Master port 1 AHB transfer size
m1_hburst[2:0]	Input	Master port 1 AHB burst type
m1_haddr[31:0]	Input	Master port 1 AHB address bus
m1_hwdata[31:0]	Input	Master port 1 AHB write data bus
m1_hrdata[31:0]	Output	Master port 1 AHB read data bus
m1_hready_out	Output	Master port 1 AHB transfer done out
m1_hresp0	Output	Master port 1 AHB response
m2_hlock	Input	Master port 2 AHB locked transfer signal.
m2_hmastlock	Input	Master port 2 AHB locked transfer signal
m2_hmaster[3:0]	Input	Master port 2 AHB master identification
m2_htrans[1:0]	Input	Master port 2 AHB transfer type
m2_hprot[3:0]	Input	Master port 2 AHB protection control
m2_hwrite	Input	Master port 2 AHB transfer direction
m2_hsize[1:0]	Input	Master port 2 AHB transfer size
m2_hburst[2:0]	Input	Master port 2 AHB burst type
m2_haddr[31:0]	Input	Master port 2 AHB address bus
m2_hwdata[31:0]	Input	Master port 2 AHB write data bus

Table 35-1. MAX Signals (Continued)

Signal	Type	Description
m2_hrdata[31:0]	Output	Master port 2 AHB read data bus
m2_hready_out	Output	Master port 2 AHB transfer done out
m2_hresp0	Output	Master port 2 AHB response
m3_hlock	Input	Master port 3 AHB locked transfer signal.
m3_hmastlock	Input	Master port 3 AHB locked transfer signal
m3_hmaster[3:0]	Input	Master port 3 AHB master identification
m3_htrans[1:0]	Input	Master port 3 AHB transfer type
m3_hprot[3:0]	Input	Master port 3 AHB protection control
m3_hwrite	Input	Master port 3 AHB transfer direction
m3_hsize[1:0]	Input	Master port 3 AHB transfer size
m3_hburst[2:0]	Input	Master port 3 AHB burst type
m3_haddr[31:0]	Input	Master port 3 AHB address bus
m3_hwdata[31:0]	Input	Master port 3 AHB write data bus
m3_hrdata[31:0]	Output	Master port 3 AHB read data bus
m3_hready_out	Output	Master port 3 AHB transfer done out
m3_hresp0	Output	Master port 3 AHB response
m4_hlock	Input	Master port 4 AHB locked transfer signal.
m4_hmastlock	Input	Master port 4 AHB locked transfer signal
m4_hmaster[3:0]	Input	Master port 4 AHB master identification
m4_htrans[1:0]	Input	Master port 4 AHB transfer type
m4_hprot[3:0]	Input	Master port 4 AHB protection control
m4_hwrite	Input	Master port 4 AHB transfer direction
m4_hsize[1:0]	Input	Master port 4 AHB transfer size
m4_hburst[2:0]	Input	Master port 4 AHB burst type
m4_haddr[31:0]	Input	Master port 4 AHB address bus
m4_hwdata[31:0]	Input	Master port 4 AHB write data bus
m4_hrdata[31:0]	Output	Master port 4 AHB read data bus
m4_hready_out	Output	Master port 4 AHB transfer done out
m4_hresp0	Output	Master port 4 AHB response
m5_hlock	Input	Master port 5 AHB locked transfer signal.
m5_hmastlock	Input	Master port 5 AHB locked transfer signal
m5_hmaster[3:0]	Input	Master port 5 AHB master identification
m5_htrans[1:0]	Input	Master port 5 AHB transfer type

Table 35-1. MAX Signals (Continued)

Signal	Type	Description
m5_hprot[3:0]	Input	Master port 5 AHB protection control
m5_hwrite	Input	Master port 5 AHB transfer direction
m5_hsize[1:0]	Input	Master port 5 AHB transfer size
m5_hburst[2:0]	Input	Master port 5 AHB burst type
m5_haddr[31:0]	Input	Master port 5 AHB address bus
m5_hwdata[31:0]	Input	Master port 5 AHB write data bus
m5_hrdata[31:0]	Output	Master port 5 AHB read data bus
m5_hready_out	Output	Master port 5 AHB transfer done out
m5_hresp0	Output	Master port 5 AHB response
Slave Port Interface Signals		
s0_hrdata[31:0]	Input	Slave port 0 AHB read data bus
s0_hready	Input	Slave port 0 AHB transfer done
s0_hresp0	Input	Slave port 0 AHB response
s0_hmastlock	Output	Slave port 0 AHB locked transfer signal
s0_hmaster[3:0]	Output	Slave port 0 AHB master identification
s0_htrans[1:0]	Output	Slave port 0 AHB transfer type
s0_hprot[3:0]	Output	Slave port 0 AHB protection control
s0_hwrite	Output	Slave port 0 AHB transfer direction
s0_hsize[1:0]	Output	Slave port 0 AHB transfer size
s0_hburst[2:0]	Output	Slave port 0 AHB burst type
s0_haddr[31:0]	Output	Slave port 0 AHB address bus
s0_hwdata[31:0]	Output	Slave port 0 AHB write data bus
s1_hrdata[31:0]	Input	Slave port 1 AHB read data bus
s1_hready	Input	Slave port 1 AHB transfer done
s1_hresp0	Input	Slave port 1 AHB response
s1_hmastlock	Output	Slave port 1 AHB locked transfer signal
s1_hmaster[3:0]	Output	Slave port 1 AHB master identification
s1_htrans[1:0]	Output	Slave port 1 AHB transfer type
s1_hprot[3:0]	Output	Slave port 1 AHB protection control
s1_hwrite	Output	Slave port 1 AHB transfer direction
s1_hsize[1:0]	Output	Slave port 1 AHB transfer size
s1_hburst[2:0]	Output	Slave port 1 AHB burst type

Table 35-1. MAX Signals (Continued)

Signal	Type	Description
s1_haddr[31:0]	Output	Slave port 1 AHB address bus
s1_hwdata[31:0]	Output	Slave port 1 AHB write data bus
s2_hrdata[31:0]	Input	Slave port 2 AHB read data bus
s2_hready	Input	Slave port 2 AHB transfer done
s2_hresp0	Input	Slave port 2 AHB response
s2_hmastlock	Output	Slave port 2 AHB locked transfer signal
s2_hmaster[3:0]	Output	Slave port 2 AHB master identification
s2_htrans[1:0]	Output	Slave port 2 AHB transfer type
s2_hprot[3:0]	Output	Slave port 2 AHB protection control
s2_hwrite	Output	Slave port 2 AHB transfer direction
s2_hsize[1:0]	Output	Slave port 2 AHB transfer size
s2_hburst[2:0]	Output	Slave port 2 AHB burst type
s2_haddr[31:0]	Output	Slave port 2 AHB address bus
s2_hwdata[31:0]	Output	Slave port 2 AHB write data bus
s3_hrdata[31:0]	Input	Slave port 3 AHB read data bus
s3_hready	Input	Slave port 3 AHB transfer done
s3_hresp0	Input	Slave port 3 AHB response
s3_hmastlock	Output	Slave port 3 AHB locked transfer signal
s3_hmaster[3:0]	Output	Slave port 3 AHB master identification
s3_htrans[1:0]	Output	Slave port 3 AHB transfer type
s3_hprot[3:0]	Output	Slave port 3 AHB protection control
s3_hwrite	Output	Slave port 3 AHB transfer direction
s3_hsize[1:0]	Output	Slave port 3 AHB transfer size
s3_hburst[2:0]	Output	Slave port 3 AHB burst type
s3_haddr[31:0]	Output	Slave port 3 AHB address bus
s3_hwdata[31:0]	Output	Slave port 3 AHB write data bus
s4_hrdata[31:0]	Input	Slave port 4 AHB read data bus
s4_hready	Input	Slave port 4 AHB transfer done
s4_hresp0	Input	Slave port 4 AHB response
s4_hmastlock	Output	Slave port 4 AHB locked transfer signal
s4_hmaster[3:0]	Output	Slave port 4 AHB master identification
s4_htrans[1:0]	Output	Slave port 4 AHB transfer type
s4_hprot[3:0]	Output	Slave port 4 AHB protection control

Table 35-1. MAX Signals (Continued)

Signal	Type	Description
s4_hwrite	Output	Slave port 4 AHB transfer direction
s4_hsize[1:0]	Output	Slave port 4 AHB transfer size
s4_hburst[2:0]	Output	Slave port 4 AHB burst type
s4_haddr[31:0]	Output	Slave port 4 AHB address bus
s4_hwdata[31:0]	Output	Slave port 4 AHB write data bus
IP Bus V2.0 Interface Signals		
ipg_clk	Input	IP system clock
ips_addr[11:2]	Input	IP address bus
ips_supervisor_access	Input	Supervisor mode access signal
ips_wdata[31:0]	Input	IP write data bus
ips_module_en	Input	Module enable bus
ips_rwb	Input	Read/write access signal
ips_byte_31_24, ips_byte_23_16, ips_byte_15_8, ips_byte_7_0	Input	Byte enables
ips_xfr_wait	Output	IP bus peripheral wait signal
ips_xfr_err	Output	IP bus peripheral error signal
ips_rdata[31:0]	Output	IP read data bus

35.2.2 MAX Signal Descriptions

See the AMBA Specification Rev 2.0 for a description of the AHB signals in the MAX and the IP Bus Specification Rev 2.0 for a description of the IP Bus signals in the MAX.

35.2.2.1 max_halt_request

This input signal is a request to halt all slave port bus activity (run MAX originated IDLE cycles on each slave port bus, blocking all master port accesses). This signal can be used to gracefully shut down the MAX so the system clock can be stopped for low-power mode. This signal is captured by a flop inside the MAX before use.

Once the MAX is halted, it remain halted until **max_halt_request** is negated.

35.2.2.2 max_halted

This output is asserted once the MAX is in control and running IDLE cycles on each slave port.

35.3 Memory Map and Register Definition

This section includes the module memory map and detailed descriptions of all registers. For the base address of a particular module instantiation, see the system memory map.

35.3.1 Register Access and Timing

There are four registers that reside in each slave port of the MAX and one register that resides in each master port of the MAX. These registers are IP bus–compatible registers. Read and write transfers both require two IP bus clock cycles. The registers can only be read from and written to by 32-bit accesses in supervisor mode.

The registers are fully decoded and an error response is returned if an unimplemented location is accessed within the MAX.

The slave registers also feature a bit, which when written with a 1, prevents the registers from being written to again. The registers are still readable, but write attempts have no effect on the registers and are terminated with an error response.

Any register modifications take effect as soon as the register is written. The values of the registers do not track with slave port-related AHB accesses, but instead track only with IP bus accesses. The only exception to this rule are the AULB bits in MGPCR*n*. The update of these bits is only recognized when the master on that master port runs an IDLE cycle, even though the IP bus cycle to write them has long since terminated successfully. If the AULB bits in MGPCR*n* are written between two burst accesses, the new AULB encodings do not take effect until an IDLE cycle has been initiated by the master on that master port.

35.3.2 Memory Map

Table 35-2 shows the MAX memory map.

Table 35-2. MAX Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000(MPR0)	Master priority register for slave port 0	R/W	0x0054_3210	35.3.4.1/35-13
0x0010 (SGPCR0)	General-purpose control register for slave port 0	R/W	0x000_000	35.3.4.2/35-14
0x0100(MPR1)	Master priority register for slave port 1	R/W	0x0054_3210	35.3.4.1/35-13
0x0110 (SGPCR1)	General-purpose control register for slave port 1	R/W	0x000_000	35.3.4.2/35-14
0x0200(MPR2)	Master priority register for slave port 2	R/W	0x0054_3210	35.3.4.1/35-13
0x0210 (SGPCR2)	General-purpose control register for slave port 2	R/W	0x000_000	35.3.4.2/35-14
0x0300(MPR3)	Master priority register for slave port 3	R/W	0x0054_3210	35.3.4.1/35-13
0x0310 (SGPCR3)	General-purpose control register for slave port 3	RW	0x000_000	35.3.4.2/35-14
0x0400(MPR4)	Master priority register for slave port 4	R/W	0x0054_3210	35.3.4.1/35-13

Table 35-2. MAX Memory Map (Continued)

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0410 (SGPCR4)	General-purpose control register for slave port 4	RW	0x0000_0000	35.3.4.2/35-14
0x0800 (MGPCR0)	General-purpose control register for master port 0	R/W	0x0000_0000	35.3.4.3/35-17
0x0900 (MGPCR1)	General-purpose control register for master port 1	R/W	0x0000_0000	35.3.4.3/35-17
0x0A00 (MGPCR2)	General-purpose control register for master port 2	R/W	0x0000_0000	35.3.4.3/35-17
0x0B00 (MGPCR3)	General-purpose control register for master port 3	R/W	0x0000_0000	35.3.4.3/35-17
0x0C00 (MGPCR4)	General-purpose control register for master port 4	R/W	0x0000_0000	35.3.4.3/35-17
0x0D00 (MGPCR5)	General-purpose control register for master port 5	R/W	0x0000_0000	35.3.4.3/35-17

35.3.3 Register Summary

Figure 35-2 shows the key to the register fields and Table 35-3 shows the register figure conventions.

Figure 35-2. Key to Register Fields



Table 35-3. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 35-4 shows the MAX register summary.

Table 35-4. MAX Register Summary

Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 + *n**0x0100 (MPR*n*, *n*=0…4)	R	0	0	0	0	0	0	0	0	0	MSTR_5			0	MSTR_4		
	W																
	R	0	MSTR_3			0	MSTR_2			0	MSTR_1			0	MSTR_0		
	W																
0x0010 + *n**0x0100 (SGPCR*n*, *n*=0…4)	R	RO	HLP	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	ARB		0	0	PCTL		0	PARK		
	W																
0x0800 + *n**0x010 (MGPCR*n*, *n*=0…5)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	AULB		
	W																

35.3.4 Register Descriptions

This section provides detailed descriptions of the module's registers.

Register conventions: Figure 35-3 and Table 35-3 explain conventions used in register diagrams and tables.



Figure 35-3. Register Field Conventions

Table 35-5. General Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
BIT	Bit or field name. Its presence in the read or write row indicates that it can correspondingly be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
rtc	Read to clear. A read-only status bit that is automatically cleared when read.

Table 35-5. General Register Conventions (Continued)

Convention	Description
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to 0 (zero).
1	Resets to 1 (one).
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

35.3.4.1 Master Priority Register (MPR0-MPR4)

The master priority register (MPR) sets the priority of each master port on a per–slave port basis and resides in each slave port. See Figure 35-4 for illustration of valid bits in the MPR and Table 35-6 for description of the bit fields.

Offset 0x0000(MPR0)
0x0100(MPR1)
0x0200(MPR2)
0x0300(MPR3)
0x0400(MPR4)

Access: Supervisor read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	MSTR_5			0	MSTR_4		
W																
Reset	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	MSTR_3			0	MSTR_2			0	MSTR_1			0	MSTR_0		
W																
Reset	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0

Figure 35-4. Master Priority Register (MPR0–MPR4)

Table 35-6. Master Priority Register Descriptions

Field	Description
31–23	Reserved. They are read as zero and should be written with zero for upward compatibility.
22–20 MSTR_5	Master 5 priority. These bits set the arbitration priority for master port 5 on the associated slave port. These bits are initialized by hardware reset. 000 This master has the highest priority when accessing the slave port. 111 This master has the lowest priority when accessing the slave port.
19	Reserved. They are read as zero and should be written with zero for upward compatibility.

Table 35-6. Master Priority Register Descriptions (Continued)

Field	Description
18–16 MSTR_4	Master 4 priority. These bits set the arbitration priority for master port 4 on the associated slave port. These bits are initialized by hardware reset. 000 This master has the highest priority when accessing the slave port. 111 This master has the lowest priority when accessing the slave port.
15	Reserved. They are read as zero and should be written with zero for upward compatibility.
14–12 MSTR_3	Master 3 priority. These bits set the arbitration priority for master port 3 on the associated slave port. These bits are initialized by hardware reset. 000 This master has the highest priority when accessing the slave port. 111 This master has the lowest priority when accessing the slave port.
11	Reserved. They are read as zero and should be written with zero for upward compatibility.
10–8 MSTR_2	Master 2 priority. These bits set the arbitration priority for master port 2 on the associated slave port. These bits are initialized by hardware reset. 000 This master has the highest priority when accessing the slave port. 111 This master has the lowest priority when accessing the slave port.
7	Reserved. They are read as zero and should be written with zero for upward compatibility.
6–4 MSTR_1	Master 1 priority. These bits set the arbitration priority for master port 1 on the associated slave port. These bits are initialized by hardware reset. 000 This master has the highest priority when accessing the slave port. 111 This master has the lowest priority when accessing the slave port.
3	Reserved. They are read as zero and should be written with zero for upward compatibility.
2–0 MSTR_0	Master 0 priority. These bits set the arbitration priority for master port 0 on the associated slave port. These bits are initialized by hardware reset. 000 This master has the highest priority when accessing the slave port. 111 This master has the lowest priority when accessing the slave port.

NOTE

- The master priority register can only be accessed in supervisor mode with 32-bit accesses. Once the RO bit has been set in the slave general purpose control register, the master priority register can only be read from—attempts to write to it have no effect on the MPR and result in an error response.
- No two available master ports can be programmed with the same priority level. Attempts to program two or more available masters with the same priority level results in an error response, and the MPR is not updated.

35.3.4.2 Slave General-Purpose Control Register (SGPCR0-SGPCR4)

The slave general-purpose control register (SGPCR) controls several features of each slave port.

When set to 1, the read only (RO) bit prevents any registers associated with this slave port from being written to. This bit may be written with 0 as many times as the user desires, but once written with 1 only a reset condition enables it to be written again.

The halt low priority (HLP) bit sets the priority of the **max_halt_request** input to the lowest possible priority for initial arbitration of the slave ports. By default it is the highest priority. Note that setting this bit does not effect the **max_halt_request** from attaining highest priority once it has control of the slave ports.

The PCTL bits determine how the slave port parks when no master is actively making a request. The available options are:

- Park on the master defined by the PARK bits
- Park on the last master to use the slave port
- Go into a low-power park mode which forces all the outputs of the slave port to inactive states when no master is requesting an access.

The low-power park feature can result in an overall power savings if the slave port is not saturated; however, it forces an extra clock of latency whenever any master tries to access it when it is not in use, because it is not parked on any master.

The PARK bits determine which master the slave parks on when no master is making an active request and the **max_halt_request** input is negated. The bits must select a master port that is actually present in the design—otherwise, undefined behavior will result.

See Figure 35-5 for illustration of valid bits in the SGPCR and Table 35-7 for description of the bit fields.

Offset 0x0010 (SGPCR0)
0x0110 (SGPCR1)
0x0210 (SGPCR2)
0x0310 (SGPCR3)
0x0410 (SGPCR4)

Access: Supervisor read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	RO	HLP	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	ARB		0	0	PCTL		0	PARK		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-5. Slave General-Purpose Control Register *n*

Table 35-7. Slave General-Purpose Control Register Descriptions

Field	Description
31 RO	Read Only. This bit is used to force all of a slave port's registers to be read only. Once written to 1 it can only be cleared by hardware reset. This bit is initialized by hardware reset. 0 All this slave port's registers can be written. 1 All this slave port's registers are read only and cannot be written (attempted writes have no effect and result in an error response).
30 HLP	Halt low priority. This bit is used to set the initial arbitration priority of the max_halt_request input. This bit is initialized by hardware reset. 0 The max_halt_request input has the highest priority for arbitration on this slave port 1 The max_halt_request input has the lowest initial priority for arbitration on this slave port.
29–10	Reserved. They read as zero and should be written with zero for upward compatibility.
9–8 ARB	Arbitration mode. These bits are used to select the arbitration policy for the slave port. These bits are initialized by hardware reset. 00 Fixed Priority. 01 Round Robin (rotating) Priority. 10 Reserved 11 Reserved
7–6	Reserved. They read as zero and should be written with zero for upward compatibility.
5–4 PCTL	Parking control.These bits determine the parking control used by this slave port. These bits are initialized by hardware reset. 00 When no master is making a request the arbiter parks the slave port on the master port defined by the PARK bit field. 01 When no master is making a request the arbiter parks the slave port on the last master to be in control of the slave port. 10 When no master is making a request the arbiter parks the slave port on no master and drives all outputs to a constant safe state. 11 Reserved
3	Reserved. They read as zero and should be written with zero for upward compatibility.
2–0 PARK	Parking master.These bits are used to determine which master port this slave port parks on when no masters are actively making requests and the PCTL bits are set to 00. These bits are initialized by hardware reset. 000 Park on Master Port 0 001 Park on Master Port 1 010 Park on Master Port 2 011 Park on Master Port 3 100 Park on Master Port 4 101 Park on Master Port 5 110 Reserved 111 Reserved

NOTE

The SGPCR*n* registers can only be accessed in supervisor mode with 32-bit accesses. Once the read only (RO) bit has been set in SGPCR*n*, the register can only be read—write attempts have no effect on SGPCR*n* and result in an error response.

35.3.4.3 Master General-Purpose Control Register (MGPCR0–MGPCR5)

The master general-purpose control registers (MGPCR0–5), shown in Figure 35-6, control whether or not the corresponding master's undefined length burst accesses are allowed to complete uninterrupted or whether they can be broken by requests from higher priority masters.

The arbitrate on undefined length bursts (AULB) bit field determines whether (and when) the MAX arbitrates away the slave port the master owns when the master is performing undefined length burst accesses.

Offset 0x0800 (MGPCR0)
0x0900 (MGPCR1)
0x0A00 (MGPCR2)
0x0B00 (MGPCR3)
0x0C00 (MGPCR4)
0x0D00 (MGPCR5)

Access: Supervisor read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	AULB		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 35-6. Master General-Purpose Control Register *n*

Table 35-8. Master General-Purpose Control Register *n* Descriptions

Name	Description
31–3	Reserved. They read as zero and should be written with zero for upward compatibility.
2–0 AULB	Arbitrate on undefined length bursts. These bits are used to select the arbitration policy during undefined length bursts by this master. These bits are initialized by hardware reset. 000 No arbitration is allowed during an undefined length burst. 001 Arbitration is allowed at any time during an undefined length burst. 010 Arbitration is allowed after four beats of an undefined length burst. 011 Arbitration is allowed after eight beats of an undefined length burst. 100 Arbitration is allowed after 16 beats of an undefined length burst. 101 Reserved 110 Reserved 111 Reserved

NOTE

The MGPCR*n* registers can only be accessed in supervisor mode with 32-bit accesses.

35.4 Functional Description

This section describes the functionality of the MAX in greater detail.

35.4.1 Arbitration

The MAX supports two arbitration schemes; a simple fixed-priority comparison algorithm, and a simple round-robin fairness algorithm. The arbitration scheme is independently programmable for each slave port.

35.4.1.1 Arbitration During Undefined Length Bursts

Arbitration points during an undefined length burst are defined by the current master's AULB field setting (MGPCR register). When a defined length is imposed on the burst via the AULB bits, the undefined length burst is treated as a single or series of single back-to-back fixed length burst accesses.

For illustrative purposes, an example of arbitration during undefined length bursts is as follows. A master runs an undefined length burst, and the master's AULB bits indicate arbitration occurs after the fourth beat of the burst. The master runs two sequential beats and then starts what will be an 12-beat undefined length burst access to a new address within the same slave port region as the previous access. The MAX does not allow an arbitration point until the fourth overall access (second beat of the second burst). At that point all remaining accesses are be open for arbitration until the master loses control of the slave port.

Assume the master loses control of the slave port after the fifth beat of the second burst. Once the master regains control of the slave port no arbitration point is available until after the master has run four more beats of its burst. After the fourth beat of the (now continued) burst (ninth beat of the second burst from the master's perspective) is taken all beats of the burst are once again open for arbitration until the master loses control of the slave port.

Assume the master again loses control of the slave port on the fifth beat of the third (now continued) burst (10th beat of the second burst from the master's perspective). Once the master regains control of the slave port it is allowed to complete its final two beats of its burst without facing arbitration.

Fixed length burst accesses are not affected by the AULB bits. All fixed length burst accesses lock out arbitration until the last beat of the fixed length burst.

35.4.1.2 Fixed-Priority Operation

When operating in fixed-priority mode, each master is assigned a unique priority level in the master priority register (MPR). If two masters both request access to a slave port, the master with the highest priority in the selected priority register gains control over the slave port.

Any time a master makes a request to a slave port, the slave port checks to see if this master's priority level is higher than that of the master that currently controls the slave port (unless the slave port is in a parked state). The slave port does an arbitration check at every clock edge to ensure that the proper master (if any) has control of the slave port.

If the new requesting master's priority level is higher than that of the master that currently controls the slave port, the new master is granted control over the slave port at the next clock edge. Exceptions to this rule are as follows:

- If the master that currently controls the slave port is running a fixed length burst transfer or a locked transfer, then the new requesting master must wait until the end of the transfer before it is granted control of the slave port.
- If the master that currently controls the slave port is running an undefined length burst transfer, the new requesting master must wait until an arbitration point for the undefined length burst transfer before it is granted control of the slave port. Arbitration points for an undefined length burst are defined in the MGPCR for each master.

If the new requesting master's priority level is lower than that of the master that currently controls the slave port, the new master is forced to wait until the current controlling master runs either an IDLE cycle or a non-IDLE cycle to a location other than the current slave port.

35.4.1.3 Round-Robin Priority Operation

When operating in round-robin mode, each master is assigned a relative priority based on the master port number. The highest-priority master corresponds to the port number next in cyclic order to the last master's port number. The highest-priority requesting master becomes owner of the slave bus at the next transfer boundary (accounting for locked and fixed-length burst transfers).

Once granted access to a slave port, a master may perform as many transfers as desired to that port until another master makes a request to the same slave port. The next master in line is granted access to the slave port at the next assertion of **s*n*_hready**, or possibly on the next clock cycle if the current master has no pending access request.

For illustrative purposes, an example of arbitration in round-robin mode is as follows. Assume the MAX is implemented with master ports 0, 1, 2, 3, 4 and 5. If the last master of the slave port was master 1, and master 0, 4 and 5 make simultaneous requests, (master ports 2 and 3 make no requests), they are serviced in the order 4, 5 and then 0.

Parking may still be used in a round-robin mode, but does not affect the round-robin pointer unless the parked master actually performs a transfer. Hand-off occurs to the next master in line after one cycle of arbitration. If the slave port is put into low-power park mode, then the round-robin pointer is reset to point at master port 0, giving it the highest priority.

35.4.2 Priority Assignment

Each master port must be assigned a unique 3-bit priority level. If an attempt is made to program multiple master ports with the same priority level within a register (MPR) the MAX responds with an error and the registers are not updated.

35.4.3 Master Port Functionality

35.4.3.1 General

Each master port consists of two decoders, a capture unit, a register slice, a multiplexer and a small state machine.

The first decoder is used to decode the **haddr** and control signals coming directly from the master, telling the state machine where the master's next access is and if it is in fact a legal access. The second decoder gets its input from the capture unit, so it may be looking directly at the signals coming from the master or it may be looking at captured signals coming from the master, depending entirely on the state of the targeted slave port. The second decoder is then used to generate the access requests that go to the slave ports.

The capture unit is used to capture the address and control information coming from the master in the event that the targeted slave port cannot immediately service the master. The capture unit is controlled by outputs from the state machine which tell it to either pass through the original master signals or the captured signals.

The register slice contains the registers associated with the specific master port. The registers have a quasi-IP bus interface at this level for reads and writes and the outputs feed directly into the state machine.

The multiplexer is used simply to select which slave's read data is sent back to the master. The multiplexer is controlled by the state machine.

The state machine controls all aspects of the master port. It knows which slave port the master wants to make a request to and controls when that request is made. It also has knowledge of each slave port, knowing whether or not the slave port is ready to accept an access from the master port. This determines whether or not the master may immediately have its request taken by the slave port or whether the master port has to capture the master's request and queue it at the slave port boundary.

For a block diagram of a master port see Figure 35-7.



Figure 35-7. MAX Master Port Block Diagram

35.4.3.2 Master Port Decoders

The decoders are very simple as they ensure an access request is allowed to be made and that the slave port targeted is actually present in the design. The decoders feeding the state machine are always enabled. The decoders that select the slave are enabled only when the master port controlling state machine wants to make a request to a slave port. This is necessary so that if a master port is making an access to a slave port and is being wait stated, and its next access is to a different slave port, the request to the second slave port can be held off until the access to the first slave port is terminated.

The decoders also output a “hole decode” or illegal access signal which tells the state machine that the master is trying to access a slave port that does not exist.

35.4.3.3 Master Port Capture Unit

The capture unit simply captures the state of the master’s address and control signals if the MAX cannot immediately pass the master’s request through to the proper slave port. The capture unit consists of a set of flops and a multiplexer which selects either the asynchronous path from address and control or the flopped (captured) address and control information.

35.4.3.4 Master Port Registers

The registers in the master port are only those registers associated with this particular master port. The read and write interface for the registers is a quasi-IP bus interface. It is not a full IP bus interface at this level because not all the IP bus signals are routed this deep in the design.

There is a register control block at the same level of the master port and slave port instantiations in the MAX. This control block ensures that all accesses are 32-bit supervisor accesses before passing them on to the master ports.

The register outputs are connected directly to the state machine.

35.4.3.5 Master Port State Machine

35.4.3.5.1 Master Port State Machine States

The master side state machine’s main function is to monitor the activities of the master port. The state machine has six states: **busy**, **idle**, **stalled**, **steady state**, **first cycle error response** and **second cycle error response**.

The **busy** state is used when the master runs a BUSY cycle to the master port. The master port maintains its request to the slave port if it currently owns the slave port; however, if it loses control of the slave port it no longer maintains its request. If the master port loses control of the slave port it is not allowed to make another request to the slave port until it runs a NSEQ or SEQ cycle.

The **idle** state is used when the master runs a valid IDLE cycle to the master port. The master port makes no requests to the slave ports (disables the slave port decoder) and terminates the IDLE cycle.

The **stalled** state is used when the master makes a request to a slave port that is not immediately ready to receive the request. In this case the state machine directs the capture unit to send out the captured address

and control signals and enables the slave port decoder to indicate a pending request to the appropriate slave port.

The **steady state** is used when the master port and slave port are in fully asynchronous mode, making the MAX completely transparent in the access. The state machine selects the appropriate slave's **hresp0, hready** and **hrdata** to pass back to the master.

The **first cycle error response** and **second cycle error response** states are self explanatory. The MAX responds with an error response to the master if the master tries to access an unimplemented memory location through the MAX (i.e. a slave port that does not exist).

35.4.3.5.2 Master Port State Machine Slave Swapping

The design of the master side state machine is fairly straight forward. The one real decision to be made is how to handle the master moving from one slave port access to another slave port access. The approach that was taken was to minimize or eliminate, when possible, any "bubbles" that would get inserted into the access due to switching slave ports.

The state machine does not allow the master to request access to another slave port until the current access being made is terminated. This prevents a single master from owning two slave ports at the same time (the slave port it is currently accessing and the slave port it wishes to access next).

The state machine also maintains watch on the slave port the master is accessing as well as the slave port the master wishes to switch to. If the new slave port is parked on the master then the master is able to make the switch without incurring any delays. The termination of the current access also acts as the launch of the new access on the new slave port. If the new slave port is not parked on the master then the master incurs a minimum one clock delay before it can launch its access on the new slave port.

This is the same for switching from the **busy** or **idle** state to actively accessing a slave port. If the slave port is parked on the master the state machine goes to the **steady state** and the access begins immediately. If the slave port is not parked on the master (serving another master, parked on another master or in low-power park mode) then the state machine transitions to the **stalled** state and at least a one clock penalty is paid.

35.4.4 Slave Port Functionality

35.4.4.1 General

Each slave port consists of a register slice, a bank of multiplexers and a state machine.

The register slice contains the registers associated with the specific slave port. The registers have a quasi-IP bus interface at this level for reads and writes and the outputs feed directly into the state machine.

The multiplexers are a series of 6-to-1 multiplexers that take in all the address, control and write data information from each of the master ports and then pass the correct master's signals to the slave port. The state machine controls all the multiplexers.

The state machine is where the main slave port arbitration occurs. It decides which master is in control of the slave port and which master is in control of the slave port in the next bus cycle.

For a block diagram of a slave port see Figure 35-8.



Figure 35-8. MAX Slave Port Block Diagram

35.4.4.2 Slave Port Multiplexers

The block diagram (Figure 35-8) shows only one block for all the multiplexers. In reality that block instantiates many 6 to 1 multiplexers, one for each master-to-slave signal in fact. All the multiplexers are designed in an AND - OR fashion, so that if no master is selected the output of the multiplexers is zero. (This is an important feature for low-power park mode.)

The multiplexers also have an override signal which is used by the slave port to asynchronously force IDLE cycles onto the slave bus. When the state machine forces an IDLE cycle it zeros out **htrans** and **hmastlock**, making sure the slave bus sees a valid IDLE cycle being run by the MAX.

The enable to the multiplexer controlling **htrans** also contains an additional control signal from the state machine so that a NSEQ transaction can be forced. This is done any time the slave port switches masters

to ensure that no IDLE-SEQ, BUSY-SEQ or NSEQ-SEQ transactions are seen on the slave port when they shouldn't be. If the state machine indicates to run both an IDLE and an NSEQ cycle, then the IDLE directive has priority.

NOTE

IDLE-SEQ is in fact an illegal access, but a possible scenario given the multi-master environment in the MAX unless corrected by the MAX.

35.4.4.3 Slave Port Registers

There is a register control block at the same level of the master port and slave port instantiations in the MAX. This control block ensures that all accesses are 32-bit supervisor accesses before passing them on to the master and slave ports.

The registers in the slave port are only those registers associated with this particular slave port. The read and write interface for the registers is a quasi-IP bus interface. It is not a full IP bus interface at this level because not all the IP bus signals are routed this deep in the design.

The register outputs are connected directly to the slave state machine. The registers can be read from an unlimited number of times. The registers can only be written to as long as the RO bit is cleared in the SGPCR, once it is set to 1 only a hardware reset enables the registers to be written again.

35.4.4.4 Slave Port State Machine

35.4.4.4.1 Slave Port State Machine States

At the heart of the slave port is the state machine. The state machine is simplicity itself, requiring only four states - **steady state**, **transition state, transition hold state** and **hold state**. Either the slave port is owned by the same master it was in the last clock cycle (either by active use or by parking), it is transitioning to a new master (either for active use or parking), it is transitioning to a new master during wait states or it is being held on the same master pending a transition to a new master.

35.4.4.4.2 Slave Port State Machine Arbitration

The real work in the state machine is determining which master port is in control of the slave port in the next clock cycle, the arbitration. Each master is programmed with a fixed 3 bit priority level. The MAX uses these bits in determining priority levels when programmed for fixed priority mode of operation.

Arbitration always occurs on a clock edge, but only occurs on edges when a change in mastership does not violate AHB-Lite protocols. Valid arbitrations points include any clock cycle in which **s*n*_hready** is asserted (provide the master is not performing a burst or locked cycle) and any wait state in which the master owning the bus indicates a transfer type of IDLE (provided the master is not performing a locked cycle).

Since arbitration can occur on every clock cycle the slave port masks off all master requests if the current master is performing a locked transfer or a protected burst transfer, guaranteeing that no matter how low its priority level it is allowed to finish its locked or protected portion of a burst sequence.

35.4.4.4.3 Slave Port State Machine Master Handoff

The only times the slave port switches masters when programmed for fixed priority mode of operation is when a higher priority master makes a request or when the current master is the highest priority and it gives up the slave port by either running and IDLE cycle to the slave port or running a valid access to a location other than the slave port.

If the current master loses control of the slave port because a higher priority master takes it away the slave port does not incur any wasted cycles. The current master gets its current cycle terminated by the slave port at the same time the new master's address and control information is recognized by the slave port. This looks like a seamless transition on the slave port.

If the current master is being wait stated when the higher priority master makes its request, then the current master is allowed to make one more transaction on the slave bus before giving it up to the new master. Figure 35-9 illustrates the effect of a higher priority master taking control of the bus when the slave port is programmed for a fixed priority mode of operation.



Figure 35-9. Low to High Priority Mastership Change

If the current master is the highest priority master and it gives up the slave port by running an IDLE cycle or by running a valid cycle to another location other than the slave port the next highest priority master gains control of the slave port. If the current access incurs any wait states then the transition is seamless and no bandwidth is lost; however, if the current transaction is terminated without wait states then one IDLE cycle is forced onto the slave bus by the MAX before the new master is able to take control of the slave port. If no other master is requesting the bus then IDLE cycles are run by the MAX but no bandwidth is actually lost since no master is making a request. Figure 35-10 illustrates the effect of a higher priority master giving up control of the bus.



Figure 35-10. High to Low Priority Mastership Change

When the slave port is programmed for round-robin mode of arbitration then the slave port switches masters any time there is more than one master actively making a request to the slave port. This happens because any master other than the one which presently owns the bus is considered to have higher priority. Figure 35-11 shows an example of round-robin mode of operation.



Figure 35-11. Round-Robin Mastership Change

35.4.4.4.4 Slave Port State Machine Parking

If no master is currently making a request to the slave port, then the slave port is parked. It parks in one of four places, dictated by the PCTL and PARK bits in the SGPCR and the locked state of the last master to access it.

If the last master to access the slave port ran a locked cycle and continues to run locked cycles even after leaving the slave port the slave port parks on that master without regard to the bit settings in the SGPCR and without regard to pending requests from other masters. This is done so a master can run a locked transfer to the slave port, leave it, and return to it and be guaranteed that no other master has had access to it (provided the master maintains all transfers are locked transfers). If locking is not an issue for parking, the SGPCR bits dictate the parking method.

If the PCTL bits are set for “low-power park” mode then the slave port enter low-power park mode. It does not recognize any master as being in control of it, and does not select any master’s signals to pass through to the slave bus. In this case all slave bus activity is effectively halted because all slave bus signals being driven from the MAX are 0. This of course can save quite a bit of power if the slave port is idle for some time. However, when a master does make a request to the slave port it is delayed by one clock since it has to arbitrate to acquire ownership of the slave port.

If the PCTL bits are set to “park on last” mode then the slave port parks on the last master to access it, passing all that masters signals through to the slave bus. The MAX asynchronously forces **htrans[1:0]**, **hmaster[3:0]**, **hburst[2:0]** and **hmastlock** to 0 for all access that the master does not run to the slave port. When that master access the slave port again it does not pay any arbitration penalty; however, if any other master wishes to access the slave port a one-clock arbitration penalty is imposed.

If the PCTL bits are set to “use PARK” mode then the slave port parks on the master designated by the PARK bits. The behavior here is the same as for the “park on last” mode with the exception that a specific master is parked on instead of the last master to access the slave port. If the master designated by the PARK bits tries to access the slave port it does not pay an arbitration penalty while any other master pays a one-clock penalty. Figure 35-12 illustrates parking on a specific master.



Figure 35-12. Parking on a Specific Master

Figure 35-13 illustrates parking on the last master. Note that in cycle 6 simultaneous requests are made by master 2 and master 4. Although master 2 has higher priority, the slave bus is parked on master 4 so master 4’s access is taken first. The slave port parks on master 2 once it has given control to master 2. This same situation can occur when parking on a specific master as well.

Figure 35-13. Parking on Last Master

35.4.4.4.5 Slave Port State Machine Halt Mode

If the **max_halt_request** input is asserted, the slave port eventually halts all slave bus activity and goes into halt mode, which is almost identical to low-power park mode. The HLP bit in the SGPCR controls the priority level of the **max_halt_request** in the arbitration algorithm. If the HLP bit is cleared, then the **max_halt_request** has the highest priority of any master and gains control of the slave port at the next arbitration point (most likely the next bus cycle, unless the current master is running a locked or fixed length burst transfer). If the HLP bit is set, then the slave port waits until no masters are actively making requests before moving to halt mode.



Regardless of the state of the HLP bit, once the slave port goes into halt mode due to the assertion of **max_halt_request** it remains in halt mode until **max_halt_request** is negated, regardless of the priority level of any masters that make requests.

In halt mode no master is selected to own the slave port, so all the outputs of the slave port are set to 0.

35.5 Initialization/Application Information

No initialization is required by or for the MAX. Hardware reset ensures all the register bits used by the MAX are properly initialized.

35.6 MAX Interface

This section provides information on the MAX interface.

35.6.1 Overview

The main goal of the MAX is to increase overall system performance by allowing multiple masters to communicate in parallel with multiple slaves. In order to maximize data throughput it is essential to keep arbitration delays to a minimum.

This section examines data throughput from the point of view of masters and slaves, detailing when the MAX stalls the masters or insert bubbles on the slave side.

35.6.2 Master Ports

Master accesses receive one of four responses from the MAX. They are either terminated, taken, stalled, or responded to with an error.

35.6.2.1 Terminated Accesses

A master access is terminated if the transfer type is IDLE. The MAX terminates the access and it is not allowed to pass through the MAX.

35.6.2.2 Taken Accesses

A master access is taken if the transfer type is non IDLE and the slave port to which the access decodes is either currently servicing the master or is parked on the master. In this case the MAX is completely transparent and the master's access is immediately seen on the slave bus and no arbitration delays are incurred.

35.6.2.3 Stalled Accesses

A master access is stalled if the transfer type is non IDLE and the access decodes to a slave port that is busy serving another master, parked on another master or is in low-power park mode. The MAX indicates to the master that the address phase of the access has been taken, then queues the access to the appropriate slave port to enter into arbitration for access to that slave port.

If the slave port is currently parked on another master or is in low-power park mode and no other master is requesting access to the slave port then only one clock of arbitration is incurred. If the slave port is currently serving another master of a lower priority and the master has a higher priority than all other requesting masters then the master gains control over the slave port as soon as the data phase of the current access is completed (burst and locked transfers excluded). If the slave port is currently servicing another master of a higher priority then the master gains control of the slave port once the other master releases control of the slave port (if no other higher priority master is also waiting for the slave port).

35.6.2.4 Error Response Terminated Accesses

A master access is responded to with an error if the transfer type is non IDLE and the access decodes to a location not occupied by a slave port. This is the only time the MAX responds with an error response. All other error responses received by the master are the result of error responses on the slave ports being passed through the MAX.

See Section 35.7.1, "Address Map," for information on locations that are not occupied by a slave port.

35.6.3 Slave Ports

The goal of the MAX with respect to the slave ports is to keep them 100% saturated when masters are actively making requests. In order to do this the MAX must not insert any bubbles onto the slave bus unless absolutely necessary.

There is only one instance when the MAX forces a bubble onto the slave bus when a master is actively making a request. This occurs when a higher priority master has control of the slave port and is running single clock (zero wait state) accesses while a lower priority master is stalled waiting for control of the slave port. When the higher priority master either leaves the slave port or runs an IDLE cycle to the slave port, the MAX takes control of the slave bus and run a single IDLE cycle before giving the slave port to the lower priority master that was waiting for control of the slave port.

The only other cases where MAX has control of the slave port is when the MAX is halting, or when no masters are making access requests to the slave port and the MAX is forced to either park the slave port on a specific master or put the slave port into low-power park mode.

In most instances when the MAX has control of the slave port it indicates IDLE for the transfer type, negates all control signals and indicates ownership of the slave bus via the **hmaster** encoding of 4'b0000. One exception to this rule is when a master running locked cycles has left the slave port but continues to run locked cycles. In this case the MAX controls the slave port and indicates IDLE for the transfer type, but does not affect any other signals.

NOTE

When a master runs a locked cycle through the MAX, the master is guaranteed ownership of all slave ports it accesses while running locked cycles for one cycle beyond when the master finishes running locked cycles.

35.7 Integration

This section describes integrating the MAX into a design.

35.7.1 Address Map

The address map implemented in the MAX is shown in Table 35-9.

Table 35-9. MAX Address Map

haddr[31:28]	Destination
0x00	Slave Port 3
0x01	Slave Port 4
001x	Reserved
0110	Reserved
0111	Slave Port 2
10xx	Slave Port 1
11xx	Slave Port 0

35.7.2 Master Ports

Each master port takes on the appearance of a standard AHB-Lite slave device. The master port can only service one master, so if multiple masters are needed the integrator must provide an arbiter to determine which master is connected to the master port. This configuration is shown in Figure 35-14



Figure 35-14. Multiple Master Configuration

The simplest approach is connecting a single master to the master port. In this instance all wiring is direct connect; however, since the MAX does not support the bus request/bus grant protocol the master's bus grant input must be tied asserted. This configuration is shown in Figure 35-15.



Figure 35-15. Single Master Configuration

35.7.3 Slave Ports

Each slave port takes on the appearance of a standard AHB-Lite master device. Since the slave ports do not support the bus request/bus grant protocol they assume that they are the only master driving the AHB-Lite interface they are connected to.

35.7.4 Registers

The MAX registers are read and written via an IP bus interface. The registers also have their own clock input, **ipg_clk**. The register clock and the MAX clock must be in phase. The reason for separate clock inputs is to allow for power saving features such as turning off the **ipg_clk** when no register accesses are being performed. When in doubt connect the **ipg_clk** to the same clock driving the MAX **hclk** input.

Chapter 36
MediaLB Device Module (MLB)

36.1 Overview

The MediaLB module implements the Physical Layer and Link Layer of the MediaLB specification, interfacing the MCIMX35 to the MediaLB controller. The MLB implements the 3-pin MediaLB mode and can run at speeds up to 1024 Fs. It does not implement MediaLB controller functionality.

All MediaLB devices support a set of physical channels for sending data over the MediaLB. Each physical channel is 4 bytes in length (quadlet) and grouped into logical channels with one or more physical channels allocated to each logical channel. These logical channels can be any combination of channel type (synchronous, asynchronous, control, or isochronous) and direction (transmit or receive).

The MLB provides support for up to 16 logical channels and up to 31 physical channels with a maximum of 124 bytes of data per frame. Each logical channel is referenced using an unique channel address and represents a unidirectional data path between a MediaLB device transmitting the data and the MediaLB device(s) receiving the data.

Once per MOST network frame, the MediaLB controller generates a unique frame sync pattern. This pattern defines the frame and channel boundaries of the signal information and data lines.

The MediaLB Controller initiates all communication over the MediaLB by sending out the logical channel address on the signal information line for each physical channel. This logical address indicates to the appropriate MediaLB device that it can transmit data for that logical channel during the next physical channel slot. One quadlet later, the transmitting MediaLB device send out a MediaLB command byte on the signal information line and the corresponding data on the data line. All other MediaLB devices (including the controller) have already compared the logical channel address with their internal table of addresses to determine if they are the intended recipient of the data on this logical channel.

The receiving MediaLB device responds with a receive status response on the signal information line one byte after the transmitting device sends the MediaLB command byte. Note that synchronous data transmissions (which is the only data format to support multiple receivers) are not acknowledged, but asynchronous, control and isochronous data transmissions are acknowledged.

For more information about the MediaLB protocol, see the *Media Local Bus Specification*.



Figure 36-1. MLB Top-level Block Diagram

36.1.1 Features

- Support for up to 16 logical channels and 31 physical channels running at a maximum speed of 1024 Fs
- Transmission of commands and data and reception of receive status when functioning as the transmitting device associated with a logical channel address
- Reception of commands and data and transmission as receive status responses when functioning as the receiving device associated with a logical channel address
- MediaLB lock detection
- System channel command handling
- Local channel buffer RAM (Single Port RAM) of 2k x 36-bits accessed.

36.1.2 MediaLB Submodules

The MediaLB module design is split into 6 major submodules:

- **MediaLB Core**—The MediaLB Core implements the physical layer of the MediaLB interface. This physical layer performs serial-to-parallel and parallel-to-serial data transformations and MediaLB frame synchronization.

- **MediaLB CPR Logic**—The MediaLB Clocks, Power, and Reset (CPR) Logic implements clock and reset control.
- **MediaLB Link Logic**—The MediaLB Link Logic implements the link layer functionality of the MediaLB interface, including:
  - checking of synchronous, asynchronous, control, and isochronous channel protocol,
  - handling of both RX and TX initiated breaks,
  - generating RX responses to the MediaLB Core,
  - generating TX commands for the MediaLB Core,
  - processing of and responding to the system channel commands,
  - detection of MediaLB bus lock/unlock, and
  - recognition and pipe-lining of logical *ChannelAddresses*.
- **MediaLB Configuration Logic**—The MediaLB Configuration Logic implements the memory space for the Configuration Control Registers and Channel Configuration Registers. These configuration and control registers are used to define various parameters and control the operation of the MediaLB Device.
- **MediaLB Channel Buffer Logic**—The function of the MediaLB Channel Buffer logic block includes:
  - buffering of logical channel data for bus latency issues,
  - multiplexing of logical channel data, and
  - implementation of hardware loop-back mode between logical channel N (RX) and logical channel N+1 (TX) {N=0, 2, 4, 6,...,14}.
- **MediaLB Channel Arbiter**—The MediaLB Channel Arbiter functionality includes:
  - operating as an AHB bus master for DMA accesses to/from system memory,
  - determining priorities of channel DMA requests,
  - granting requests based on round-robin arbitration,
  - routing data and control information between MediaLB logical channels and the AHB bus interface
  - consolidating channel interrupts.

36.1.3 Modes of Operation

36.1.3.1 Normal Mode

The MediaLB Device dictates 2 particular methods for transferring data between logical channels and system memory:

- Ping-Pong Buffering mode
- Circular Buffering mode

The Circular Buffering mode is only used in Synchronous type transfers.

36.1.3.2 Loopback Test Mode

In order to facilitate silicon debug of the MediaLB Device, the design supports the Loopback Test Mode. This mode allows testing of the MediaLB pads, physical layer, link layer, channel protocol, and local channel buffer. When the DCCR.LBM bit is set, a data path is enabled which allows RX data from Channel *N* to be sent out as TX data on Channel *N*+1 {*N*=0, 2, 4, 6,... 14}.

Figure 36-2 illustrates the Loopback Test Mode data path.



Figure 36-2. Loopback Test Mode Data Path

For Loopback Test Mode operation, software must perform the following steps:

- Set the logical Channel Addresses for Channel *N* and *N*+1. (They cannot be the same address.)
- Enable Channel *N* for receiving synchronous, asynchronous, control, or isochronous data.
- Enable Channel *N*+1 for transmitting the same channel data type as Channel *N*.
- Set the Loopback Mode bit (DCCR.LBM).

Restrictions on the Loopback Test Mode are as follows:

- No protocol errors or breaks are allowed on either the RX or TX channel.
- Isochronous packet lengths must be quadlet multiples.
- Next Buffer Ready bits for Channels *N* and *N*+1 must remain clear (CSCRn.RDY = CSCRn+1.RDY = 0)

36.2 External Signal Description

The MediaLB Device module has three external signals which are summarized in Table 36-1.

Table 36-1. Signal Properties

Name	Function	I/O	Reset	Pull
MLBCLK	MLB Clock	I	In	Down
MLBDAT	MLB Data	I/O	In	Down
MLBSIG	MLB Signal	I/O	In	Down

36.2.1 Detailed Signal Descriptions

Table 36-2. MediaLB Device Interface

Signal	I/O	Description	
MLBCLK	I	MLB Clock.	
		State Meaning	Asserted/Negated—Supports a 256 Fs, 512 Fs or 1024 Fs clock input from the MediaLB controller.
		Timing	Assertion/Negation—Supports maximum frequency of 49.2 MHz for a 48 kHz sample rate.
MLBDAT	I/O	MLB Data	
		State Meaning	Asserted/Negated—MediaLB data for serial receive/transmit channel data.
		Timing	Assertion/Negation—Registered on the falling edge of MLBCLK.
MLBSIG	I/O	MLB Signal	
		State Meaning	Asserted/Negated—MediaLB signal information for serial transmit channel commands, serial receive channel responses, and logical channel address information.
		Timing	Assertion/Negation—Registered on the falling edge of MLBCLK.

36.3 Memory Map and Register Definition

36.3.1 Memory Map

Table 36-3 is the MLB memory map. For the MLB base address, see the system memory map.

Table 36-3. Memory Map

Base Address Offset	Register	Access	Reset Value	Section/Page
General Registers				
0x0000	DCCR—Device Control Configuration Register	R/W[1]	0x0000_0000	36.3.3.1/36-9
0x0004	SSCR—System Status Configuration Register	R/W	0x0000_0000	36.3.3.2/36-10
0x0008	SDCR—System Data Configuration Register	R	0x0000_0000	36.3.3.3/36-12
0x000C	SMCR—System Mask Configuration Register	R/W	0x0000_0060	36.3.3.4/36-12
0x001C	VCCR—Version Control Configuration Register	R	0x0200_0202	36.3.3.5/36-14
0x0020	SBCR—Synchronous Base Address Configuration Register	R/W	0x0000_0000	36.3.3.6/36-14
0x0024	ABCR—Asynchronous Base Address Configuration Register	R/W	0x0000_0000	36.3.3.7/36-15
0x0028	CBCR—Control Base Address Configuration Register	R/W	0x0000_0000	36.3.3.8/36-16
0x002C	IBCR—Isochronous Base Address Configuration Register	R/W	0x0000_0000	36.3.3.9/36-17
0x0030	CICR—Channel Interrupt Configuration Register	R	0x0000_0000	36.3.3.10/36-17
Channel 0 Registers				

0x0040	CECR0—Channel 0 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0044	CSCR0—Channel 0 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0048	CCBCR0—Channel 0 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x004C	CNBCR0—Channel 0 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x0280	LCBCR0—Local Channel 0 Buffer Configuration Register	R/W	0x0040_6000	36.3.3.15/36-27
Channel 1 Registers				
0x0050	CECR1—Channel 1 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0054	CSCR1—Channel 1 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0058	CCBCR1—Channel 1 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x005C	CNBCR1—Channel 1 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x0284	LCBCR1—Local Channel 1 Buffer Configuration Register	R/W	0x0040_6004	36.3.3.15/36-27
Channel 2 Registers				
0x0060	CECR2—Channel 2 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0064	CSCR2—Channel 2 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0068	CCBCR2—Channel 2 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x006C	CNBCR2—Channel 2 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x0288	LCBCR2—Local Channel 2 Buffer Configuration Register	R/W	0x0044_6008	36.3.3.15/36-27
Channel 3 Registers				
0x0070	CECR3—Channel 3 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0074	CSCR3—Channel 3 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0078	CCBCR3—Channel 3 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x007C	CNBCR3—Channel 3 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x028C	LCBCR3—Local Channel 3 Buffer Configuration Register	R/W	0x0044_602C	36.3.3.15/36-27
Channel 4 Registers				
0x0080	CECR4—Channel 4 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0084	CSCR4—Channel 4 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0088	CCBCR4—Channel 4 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x008C	CNBCR4—Channel 4 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x0290	LCBCR4—Local Channel 4 Buffer Configuration Register	R/W	0x0044_6050	36.3.3.15/36-27
Channel 5 Registers				
0x0090	CECR5—Channel 5 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0094	CSCR5—Channel 5 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0098	CCBCR5—Channel 5 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x009C	CNBCR5—Channel 5 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26

0x0294	LCBCR5—Local Channel 5 Buffer Configuration Register	R/W	0x0044_6074	36.3.3.15/36-27
Channel 6 Registers				
0x00A0	CECR6—Channel 6 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x00A4	CSCR6—Channel 6 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x00A8	CCBCR6—Channel 6 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x00AC	CNBCR6—Channel 6 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x0298	LCBCR6—Local Channel 6 Buffer Configuration Register	R/W	0x0044_6098	36.3.3.15/36-27
Channel 7 Registers				
0x00B0	CECR7—Channel 7 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x00B4	CSCR7—Channel 7 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x00B8	CCBCR7—Channel 7 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x00BC	CNBCR7—Channel 7 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x029C	LCBCR7—Local Channel 7 Buffer Configuration Register	R/W	0x0044_60BC	36.3.3.15/36-27
Channel 8 Registers				
0x00C0	CECR8—Channel 6 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x00C4	CSCR8—Channel 6 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x00C8	CCBCR8—Channel 6 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x00CC	CNBCR8—Channel 6 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02A0	LCBCR8—Local Channel 6 Buffer Configuration Register	R/W	0x0044_60e0	36.3.3.15/36-27
Channel 9 Registers				
0x00D0	CECR9—Channel 9 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x00D4	CSCR9—Channel 9 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x00D8	CCBCR9—Channel 9 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x00DC	CNBCR9—Channel 9 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02A4	LCBCR9—Local Channel 9 Buffer Configuration Register	R/W	0x0044_6104	36.3.3.15/36-27
Channel 10 Registers				
0x00E0	CECR10—Channel 10 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x00E4	CSCR10—Channel 10 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x00E8	CCBCR10—Channel 10 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x00EC	CNBCR10—Channel 10 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02A8	LCBCR10—Local Channel 10 Buffer Configuration Register	R/W	0x0044_6128	36.3.3.15/36-27
Channel 11 Registers				
0x00F0	CECR11—Channel 11 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18

0x00F4	CSCR11—Channel 11 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x00F8	CCBCR11—Channel 11 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x00FC	CNBCR11—Channel 11 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02AC	LCBCR11—Local Channel 11 Buffer Configuration Register	R/W	0x0044_614C	36.3.3.15/36-27
Channel 12 Registers				
0x0100	CECR12—Channel 12 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0104	CSCR12—Channel 12 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0108	CCBCR12—Channel 12 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x010C	CNBCR12—Channel 12 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02B0	LCBCR12—Local Channel 12 Buffer Configuration Register	R/W	0x0044_6170	36.3.3.15/36-27
Channel 13 Registers				
0x0110	CECR13—Channel 13 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0114	CSCR13—Channel 13 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0118	CCBCR13—Channel 13 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x011C	CNBCR13—Channel 13 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02B4	LCBCR13—Local Channel 13 Buffer Configuration Register	R/W	0x0044_6194	36.3.3.15/36-27
Channel 14 Registers				
0x0120	CECR14—Channel 14 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0124	CSCR14—Channel 14 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0128	CCBCR14—Channel 14 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x012C	CNBCR14—Channel 14 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02B8	LCBCR14—Local Channel 14 Buffer Configuration Register	R/W	0x0044_61B8	36.3.3.15/36-27
Channel 15 Registers				
0x0130	CECR15—Channel 15 Entry Configuration Register	R/W	0x0000_0000	36.3.3.11/36-18
0x0134	CSCR15—Channel 15 Status Configuration Register	R/W	0x0000_0000	36.3.3.12/36-21
0x0138	CCBCR15—Channel 15 Current Buffer Configuration Register	R	0x0000_0000	36.3.3.13/36-24
0x013C	CNBCR15—Channel 15 Next Buffer Configuration Register	R/W	0x0000_0000	36.3.3.14/36-26
0x02BC	LCBCR15—Local Channel 15 Buffer Configuration Register	R/W	0x0044_61DC	36.3.3.15/36-27

[1] Note that R/W registers may contain some read-only or write-only bits.

36.3.2 Register Summary

Figure 36-4 provides a key for register figures and tables.

Table 36-4. Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

36.3.3 Registers Descriptions

36.3.3.1 DCCR (Device Control Cfg Register)

The Device Control Cfg Register (DCCR) is used to control basic features of the MediaLB Device module, such as clock rate, pinout, lock status, enable, and application and device addressing.

Offset 0x0000 (DCCR) Access: User read/write

	1531	1430	1329	1228	1127	1026	925	824	723	622	521	420	319	218	117	016
R	MDE	LBM	MCS			MLK		MHRE	MRS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R									MDA							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0xBASE_01(DCCR_H) Access: User read/write

Figure 36-3. DCCR (Device Control Cfg Register)

Table 36-5. DCCR Field Description

Field	Description
31 MDE	MediaLB Device Enable. When set, enables the MediaLB Interface based on the other bits in the register. 0 MediaLB Device Disabled 1 MediaLB Device Enabled
30 LBM	Loopback Mode Enable. When set, enables the loop-back testing of the MediaLB bus between logical channel N (RX) and logical channel *N*+1 (TX). {*N*=0, 2, 4, 6,...,14} 0 Loopback Mode Disabled 1 Loopback Mode Enabled
29-28 MCS[1:0]	MediaLB Clock Select. These field must be programmed by system software to reflect the MLBCLK_IN speed. 00 256 Fs: supports 8 quadlets per frame 01 512 Fs: supports 16 quadlets per frame 10 1024 Fs: supports 32 quadlets per frame 11 Reserved
27	Reserved. Should be written as zero for compatibility.
26 MLK	MediaLB Lock. When set, indicates that the MediaLB Port is synchronized to the incoming MediaLB frame. If MLK is clear (unlocked), MLK is set after FRAMESYNC is detected at the same position for three consecutive frames. If MLK is set (locked), MLK is cleared after not receiving FRAMESYNC at the expected time for two consecutive frames. While MLK is set, FRAMESYNC patterns occurring at locations other than the expected one are ignored. 0 MediaLB device is not synchronized to the incoming MediaLB frame. 1 MediaLB device is synchronized to the incoming MediaLB frame.
25	Reserved. Should be written as zero for compatibility.
24 MHRE	MediaLB Hardware Reset Enable. When set, enables hardware to automatically reset the MediaLB physical and link layer logic upon the reception of either a global (SDCR.MDS = 8'h0000) or device specific (SDCR.MDS = DA) MlbReset (FEh) System Command. 0 MediaLB device does not reset on reception of system reset command. 1 MediaLB device is reset on reception of system reset command.
23 MRS	MediaLB Software Reset. When set, resets the MediaLB physical and link layer logic. Hardware clears this bit automatically. 0 MediaLB device is not reset by software. 1 MediaLB device is reset by software.
22-8	Reserved. Should be written as zero for compatibility.
7-0 MDA[8:1]	MediaLB Device Address. Determines the unique DeviceAddress (DA) for the MediaLB Device. DeviceAddresses are used by the system channel MlbScan command. DA[15:0] = {7'h00, MDA[8:1], 1'b0}

36.3.3.2 SSCR (System Status Cfg Register)

The System Status Configuration register (SSCR) allows system software to monitor and control the status of the MediaLB network. SSCR is updated once per frame by hardware during the MediaLB System Channel. Except for the bits associated with MediaLB lock and unlock (SSCR.SDMU and SSCR.SDML), the bits of the SSCR register are not valid until the MediaLB Device is locked to the MediaLB interface. System software must service status events before the start of the next MediaLB frame to prevent the current frame status from being lost.

Offset 0x0004 (SSCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R									SSRE	SDMU	SDML	SDSC	SDCS	SDNU	SDNL	SDR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-4. SSCR (System Status Cfg Register)

Table 36-6. SSCR Field Descriptions

Field	Description
31-8	Reserved. Should be written as zero for compatibility.
7 SSRE	System Service Request Enable. System software can set this bit to indicate that this MediaLB Device is present and needs service. An RxStatus DeviceServiceRequest (82h) will be sent in response to a MlbScan System Command from the MediaLB Controller. Hardware clears this bit after the RxStatus is sent. 0 MediaLB device responds to System Scan Command with Device Present (80h). 1 MediaLB device responds to System Scan Command with Device Service Request (82h).
6 SDMU	System Detects MediaLB Unlock. This bit is set to indicate that the MediaLB Device has unlocked from the MediaLB frame. Detecting a MediaLB unlock generates a maskable system interrupt to system software. Once set, this bit is sticky until cleared by software. 0 MediaLB device has not unlocked from MediaLB frame. 1 MediaLB device has unlocked from MediaLB frame.
5 SDML	System Detects MediaLB Lock. This bit is set to indicate that the MediaLB Device has locked to the MediaLB frame. Detecting a MediaLB lock generates a maskable system interrupt to system software. Once set, this bit is sticky until cleared by software. 0 MediaLB device has not locked to MediaLB frame. 1 MediaLB device has locked to MediaLB frame.
4 SDSC	System Detects SubCommand. This bit is set to indicate that the MediaLB Device has received the MlbSubCmd (E6h) System Command. The user-defined software command is stored in the SDCR register. The decoding of this command is left up to software. Detecting MlbSubCmd generates a maskable system interrupt to system software. Once set, this bit is sticky until cleared by software. 0 MediaLB device has not detected a Sub-command System Command. 1 MediaLB device has detected a Sub-command System Command.
3 SDCS	System Detects Channel Scan. This bit is set to indicate that the MediaLB Device has received the MlbScan (E4h) System Command. The target DeviceAddress is stored in the SDCR register. Detecting MlbScan generates a maskable system interrupt to system software. Once set, this bit is sticky until cleared by software. 0 MediaLB device has not detected a System Scan Command. 1 MediaLB device has detected a System Scan Command.
2 SDNU	System Detects Network Unlock. This bit is set to indicate that the MediaLB Device has received the MOST_Unlock (E2h) System Command. Detecting MOST_Unlock generates a maskable system interrupt to system software. Once set, this bit is sticky until cleared by software. 0 MediaLB device has not detected an Unlock Command. 1 MediaLB device has detected an Unlock Command.

Table 36-6. SSCR Field Descriptions (Continued)

Field	Description
1 SDNL	System Detects Network Lock. This bit is set to indicate that the MediaLB Device has received the MOST_Lock (E0h) System Command. Detecting MOST_Lock generates a maskable system interrupt to system software. Once set, this bit is sticky until cleared by software 0 MediaLB device has not detected a Lock Command. 1 MediaLB device has detected a Lock Command.
0 SDR	System Detects Reset. This bit is set to indicate that the MediaLB Device has received the MlbReset (FEh) System Command. The target DeviceAddress is stored in the SDCR register. Detecting MLBReset generates a maskable system interrupt to system software. Once set, this bit is sticky until cleared by software. 0 MediaLB device has not detected a Reset Command. 1 MediaLB device has detected a Reset Command.

36.3.3.3 SDCR (System Data Cfg Register)

The System Data Configuration register (SDCR) allows system software to receive control information from the MediaLB Controller. SDCR is updated once per frame by hardware during the MediaLB System Channel. System software must read SDCR before the start of the next MediaLB frame to prevent the current frame data from being lost.

Offset 0x0008 (SDRC) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	MSD[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MSD[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0xBASE_05(SDCR_H) Access: User read

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Figure 36-5. SDCR (System Data Cfg Register)

Table 36-7. SDCR Field Descriptions

Field	Description
31-0 MSD [31:0]	MediaLB System Data. This register is loaded with the data from MLBDAT during the System Channel quadlet.

36.3.3.4 SMCR (System Mask Cfg Register)

The System Mask Configuration register (SMCR) allows system software to mask system status interrupts.

Offset 0x000C (SMCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R										SMMU	SMML	SMSC	SMCS	SMNU	SMNL	SMR
W																
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0

Address 0xBASE_07(SMCR_H) Access: User read/write

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Figure 36-6. SMCR (System Mask Cfg Register)

Table 36-8. SMCR Field Descriptions

Field	Description
31-7	Reserved. Should be written as zero for compatibility.
6 SMMU	System Masks MediaLB Unlock. When set, this bit masks system interrupts generated when a MediaLB unlock is detected. At reset, MediaLB unlock events are masked (SMMU = 1) 0 MediaLB unlock system interrupt is enabled. 1 MediaLB unlock system interrupt is disabled.
5 SMML	System Masks MediaLB Lock. When set, this bit masks system interrupts generated when MediaLB lock is detected. At reset, MediaLB lock events are masked (SMML = 1). 0 MediaLB lock system interrupt is enabled. 1 MediaLB lock system interrupt is disabled.
4 SMSC	System Masks SubCommand. When set, this bit masks system interrupts for the MlbSubCmd (E6h) System Command. 0 MediaLB SubCommand system interrupt is enabled. 1 MediaLB SubCommand system interrupt is disabled.
3 SMCS	System Masks Channel Scan. When set, this bit masks system interrupts for the MlbScan (E4h) System Command. 0 MediaLB Channel Scan system interrupt is enabled. 1 MediaLB Channel Scan system interrupt is disabled.
2 SMNU	System Masks Network Unlock. When set, this bit masks system interrupts for the MOST_Unlock (E2h) System Command 0 MediaLB Network Unlock system interrupt is enabled. 1 MediaLB Network Unlock system interrupt is disabled.
1 SMNL	System Masks Network Lock. When set, this bit masks system interrupts for the MOST_Lock (E0h) System Command. 0 MediaLB Network Lock system interrupt is enabled. 1 MediaLB Network Lock system interrupt is disabled.
0 SMR	System Masks Reset. When set, this bit masks system interrupts for the MlbReset (FEh) System Command. 0 MediaLB Reset system interrupt is enabled. 1 MediaLB Reset system interrupt is disabled.

36.3.3.5 VCCR (Version Control Configuration Register)

The Version Control Configuration Register (VCCR) allows system software to verify the version of the MediaLB Device.



Figure 36-7. VCCR (Version Control Configuration Register)

Table 36-9. VCCR Field Descriptions

Field	Description
31-24 UMA	User Major Revision Code. This field identifies the minor revision of MediaLB Device in MCIMX35. The current major revision code is 0x02.
23-16 UMI	User Minor Revision Code. This field identifies the minor revision of MediaLB Device in MCIMX35.The current minor revision code is 0x00.
15:8 MMA[7:0]	MediaLB Major Revision Code. This field identifies the major revision of the MediaLB Device. The current major revision code is 0x02.
7:0 MMI[7:0]	MediaLB Minor Revision Code. This field identifies the minor revision of the MediaLB Device. The current minor revision code is 0x02.

36.3.3.6 SBCR (Synchronous Base Address Cfg Register)

The Synchronous Base Address Configuration Register (SBCR) allows system software to define the base address for synchronous RX/TX system memory buffers.



Figure 36-8. SBCR (Synchronous Base Address Cfg Register)

Table 36-10. SBCR Field Descriptions

Field	Description
31-16 SRBA [31:16]	Synchronous Receive Base Address. This base address is shared by all synchronous RX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.
23-16 STBA [31:16]	Synchronous Transmit Base Address. This base address is shared by all synchronous TX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.

36.3.3.7 ABCR (Asynchronous Base Address Cfg Register)

The Asynchronous Base Address Configuration Register (ABCR) allows system software to define the base address for synchronous RX/TX system memory buffers.



Figure 36-9. ABCR (Asynchronous Base Address Cfg Register)

Table 36-11. ABCR Field Descriptions

Field	Description
31-16 ARBA [31:16]	Asynchronous Receive Base Address. This base address is shared by all asynchronous RX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.
23-16 ATBA [31:16]	Asynchronous Transmit Base Address. This base address is shared by all asynchronous TX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.

36.3.3.8 CBCR (Control Base Address Cfg Register)

The Control Base Address Configuration Register (CBCR) allows system software to define the base address for synchronous RX/TX system memory buffers.



Figure 36-10. CBCR (Control Base Address Cfg Register)

Table 36-12. CBCR Field Descriptions

Field	Description
31-16 CRBA [31:16]	Control Receive Base Address. This base address is shared by all control RX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.
23-16 CTBA [31:16]	Control Transmit Base Address. This base address is shared by all control TX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.

36.3.3.9 IBCR (Isochronous Base Address Cfg Register)

The Isochronous Base Address Configuration Register (IBCR) allows system software to define the base address for synchronous RX/TX system memory buffers.



Figure 36-11. IBCR (Isochronous Base Address Cfg Register)

Table 36-13. IBCR Field Descriptions

Field	Description
31-16 IRBA [31:16]	Isochronous Receive Base Address. This base address is shared by all Isochronous RX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.
23-16 ITBA [31:16]	Isochronous Transmit Base Address. This base address is shared by all Isochronous TX channels and defines the upper 16 bits of the 32-bit AHB address for these channels.

36.3.3.10 CICR (Channel Interrupt Cfg Register)

The Channel Interrupt Configuration Register (CICR) reflects the channel interrupt status of the individual MediaLB logical channels. These bits are set by hardware when a channel interrupt is generated. The channel interrupt bits are sticky and can only be reset by software.



Figure 36-12. CICR (Channel Interrupt Cfg Register)

Table 36-14. Channel Interrupt Configuration Register Field Descriptions

Field	Description
31-16	Reserved. Should be written as zero for compatibility.
15-0 CSU [15:0]	Channel Status Update for Logical Channels 15 through 0. When set, these bits indicate that hardware has generated an interrupt for the appropriate channel. These bits are sticky and can only be cleared by a software write. Writing to the CICR register has no affect. To clear a particular bit in the CICR, software must clear all of the unmasked status bits in the corresponding CSCLRn register. 0 Channel n has not generated an interrupt. 1 Channel n has generated an interrupt.

36.3.3.11 CECRn (Channel *n* Entry Cfg Register)

The Channel *n* Entry Configuration Register (CECR*n*) defines basic attributes about a given logical channel, such as the channel enable, channel type, channel direction, and channel address. The definition of the bit fields in the CECR*n* register vary, depending on the selected channel type.

Offset 0x0040 (CECR0) Access: User read/write
0x0050(CECR1)
0x0060(CECR2)
0x0070(CECR3)
0x0080(CECR4)
0x0090(CECR5)
0x00A0(CECR6)
0x00B0(CECR7)
0x00C0(CECR8)
0x00D0(CECR9)
0x00E0(CECR10)
0x00F0(CECR11)
0x0100(CECR12)
0x0110(CECR13)
0x0120(CECR14)
0x0130(CECR15)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	CE	TR	CT[1:0]		rsvd FSE FCE	MDS[1:0]										
W																
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	rsvd FSCD IPL[7]	rsvd IPL[6:5]			rsvd FSPC[4:0] IPL[4:0]				CA[8:1]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0xBASE_21(CECR0_H) 0xBASE_A1(CECR16_H) Access: User read/write
0xBASE_29(CECR1_H) 0xBASE_A9(CECR17_H)
0xBASE_31(CECR2_H) 0xBASE_B1(CECR18_H)
0xBASE_39(CECR3_H) 0xBASE_B9(CECR19_H)
0xBASE_41(CECR4_H) 0xBASE_C1(CECR20_H)
0xBASE_49(CECR5_H) 0xBASE_C9(CECR21_H)
0xBASE_51(CECR6_H) 0xBASE_D1(CECR22_H)
0xBASE_59(CECR7_H) 0xBASE_D9(CECR23_H)
0xBASE_61(CECR8_H) 0xBASE_E1(CECR24_H)
0xBASE_69(CECR9_H) 0xBASE_E9(CECR25_H)
0xBASE_71(CECR10_H) 0xBASE_F1(CECR26_H)
0xBASE_79(CECR11_H) 0xBASE_F9(CECR27_H)
0xBASE_81(CECR12_H) 0xBASE_101(CECR28_H)
0xBASE_89(CECR13_H) 0xBASE_109(CECR29_H)
0xBASE_91(CECR14_H) 0xBASE_111(CECR30_H)
0xBASE_99(CECR15_H)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Figure 36-13. CECR*n* (Channel *n* Entry Cfg Register)

Table 36-15. CECR Field Description

Field	Description
31 CE	Channel *n* Enable. 0 Channel *n* disabled (default) 1 Channel *n* enabled
30 TR	Channel *n* Transmit Select. 0 Receive (default) 1 Transmit
29-28 CT[1:0]	Channel *n* Type Select. 00 Synchronous (default) 01 Isochronous 10 Asynchronous 11 Control
27 rsvd FSE FCE	For Asynchronous and Control Channels—Reserved For Synchronous Channels—Frame Synchronization Enable. When set, enables Streaming Channel Frame Synchronization for this logical synchronous channel. For Isochronous Channels—Flow Control Enable. When set, allows an isochronous RX channel to generate the ReceiverBusy (0x10) response.
26-25 MDS[1:0]	Channel *n* Mode Select. 00 Ping-pong buffering used 01 Circular buffering used 10, 11Reserved
24-23 rsvd	Reserved. Should be written as zero for compatibility.
22 MLFS	Mask Lost Frame Synchronization. When set, masks *Lost Frame Synchronization* channel interrupts for this logical channel. 0 Enable *Lost Frame Synchronization* channel interrupts for this logical channel 1 Disable *Lost Frame Synchronization* channel interrupts for this logical channel
21 rsvd	Reserved. Should be written as zero for compatibility.
20 MBE	Mask Buffer Error. When set, masks *Buffer Error* channel interrupts for this logical channel. 0 Enable *Buffer Error* channel interrupts for this logical channel 1 Disable *Buffer Error* channel interrupts for this logical channel
19 MBS	Mask Buffer Start. When set, *masks Buffer Start* channel interrupts for this logical channel. 0 Enable *Buffer Start* channel interrupts for this logical channel 1 Disable *Buffer Start* channel interrupts for this logical channel
18 MBD	Mask Buffer End. When set, *masks Buffer End* channel interrupts for this logical channel. 0 Enable *Buffer End* channel interrupts for this logical channel 1 Disable *Buffer End* channel interrupts for this logical channel
17 MDB	Mask Detect Break. When set, masks detect break channel interrupts for this logical channel. At reset, detect break interrupts are masked (this bit is set at reset). This bit is valid for asynchronous and control channels only. 0 Enable detect break channel interrupts for this logical channel 1 Disable detect break channel interrupts for this logical channel

Table 36-15. CECR Field Description

Field	Description
16 MPE	Mask Protocol Error. When set, masks Protocol error channel interrupts for this logical channel. At reset, protocol error interrupts are masked (this bit is set at reset). This bit is valid for all RX channel types and valid for only asynchronous and control TX channels. 0 Enable protocol error channel interrupts for this logical channel 1 Disable protocol error channel interrupts for this logical channel
15 rsvd FSCD IPL[7]	 For Asynchronous and Control channels only—Reserved For Synchronous channels only—Frame Synchronization Channel Disable. When set, disables this logical channel (set **CECHRn.CE** = 0) when *Lost Frame Synchronization* occurs. 0 Do not disable this logical channel when frame synchronization is lost 1 Disable this logical channel when frame synchronization is lost For Isochronous channels only—Isochronous Packet Length bit 7 field Isochronous Packet Length. For Isochronous TX channels, defines the number of packet bytes. The smallest isochronous packet size per frame is 5 bytes (**IPL[7:0]** >= 5). A packet length of 256 bytes can be represented as **IPL[7:0]**=00h. For Isochronous RX channels, software must program **IPL[7:2]** to indicate the expected number of bytes per packet, where **IPL[1:0]** always equals 00.
14-13 rsvd IPL[6:5]	 For Asynchronous, control and synchronous channels only—Reserved For Isochronous channels only—Isochronous Packet Length bit6-bit5 fields
12-8 rsvd FSPC[4:0] IPL[4:0]	 For Asynchronous, Control channels only—Reserved For Synchronous channels only—Frame Synchronization Physical Channels Count bit4-bit0 fields. For Isochronous channels only—Isochronous Packets Length bit4-bit0 fields
7-0 CA[8:1]	Channel Address. These bits determine the *ChannelAddress* associated with this logical channel. This value is matched against the *ChannelAddress* received each physical channel from the MediaLB Controller. There is a *ChannelAddress* match if and only if the *ChannelAddress* recovered from the MediaLB input, *MLBSIG*, equals the *ChannelAddress* defined by: CA[15:0] = {7'h00, CA[8:1], 1'b0}.

36.3.3.12 CSCR*n* (Channel *n* Status Cfg Register)

The Channel n Status Configuration Register (CSCR*n*) reflects the status of the Current Buffer and Previous Buffer for a given logical channel. The definition of the bit fields in the CSCRn register vary dependant on the selected channel type.

Offset 0x0044 (CSCR0) Access: User read/write
0x0054(CSCR1)
0x0064(CSCR2)
0x0074(CSCR3)
0x0084(CSCR4)
0x0094(CSCR5)
0x00A4(CSCR6)
0x00B4(CSCR7)
0x00C4(CSCR8)
0x00D4(CSCR9)
0x00E4(CSCR10)
0x00F4(CSCR11)
0x0104(CSCR12)
0x0114(CSCR13)
0x0124(CSCR14)
0x0134(CSCR15)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BM	BF											IVB[1:0]		GIRB GB	RDY
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	STS[15:0]															
W							w1c	w1c		w1c		w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Address 0xBASE_23(CSCR0_H) 0xBASE_A3(CSCR16_H) Access: User read/write
0xBASE_2B(CSCR1_H) 0xBASE_AB(CSCR17_H)
0xBASE_33(CSCR2_H) 0xBASE_B3(CSCR18_H)
0xBASE_3B(CSCR3_H) 0xBASE_BB(CSCR19_H)
0xBASE_43(CSCR4_H) 0xBASE_C3(CSCR20_H)
0xBASE_44(CSCR5_H) 0xBASE_CB(CSCR21_H)
0xBASE_53(CSCR6_H)0xBASE_D3(CSCR22_H)
0xBASE_5B(CSCR7_H) 0xBASE_DB(CSCR23_H)
0xBASE_63(CSCR8_H) 0xBASE_E3(CSCR24_H)
0xBASE_6B(CSCR9_H) 0xBASE_EB(CSCR25_H)
0xBASE_73(CSCR10_H) 0xBASE_F3(CSCR26_H)
0xBASE_7B(CSCR11_H) 0xBASE_FB(CSCR27_H)
0xBASE_83(CSCR12_H) 0xBASE_103(CSCR28_H)
0xBASE_8B(CSCR13_H) 0xBASE_10B(CSCR29_H)
0xBASE_93(CSCR14_H) 0xBASE_113(CSCR30_H)
0xBASE_9B(CSCR15_H)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Figure 36-14. CSCR (Channel Status Cfg Register)

Table 36-16. CSCR Field Descriptions

Field	Description
31 BM	Buffer Empty. When set, the local channel buffer (for channel n) is empty. This bit is set and cleared by hardware. At reset, the local channel buffer is empty (BM = 1).
30 BF	Buffer Full. When set, the local channel buffer (for channel n) is fill. This bit is set and cleared by hardware.
29-20	Reserved. Should be written as zero for compatibility.
19-18 IVB[1:0]	Isochronous Valid Bytes. These bits are loaded by hardware with the number of valid bytes in the last packet of a broken Isochronous RX channel. Used in conjunction with CCBCRn.BCA, IVB[1:0] can be used by software to determine the final valid byte of the local channel buffer.(Valid for local channel buffers configured for isochronous RX data). 00 Final valid byte = (CCBCRn.BCA - 5) 01 Final valid byte = (CCBCRn.BCA - 4) 10 Final valid byte = (CCBCRn.BCA - 3) 11 Final valid byte = (CCBCRn.BCA - 2)
17 GIRB GB	For isochronous RX data—Generate Isochronous Receive Break. When set, this bit causes hardware to terminate the current packet, flush the local channel buffer, clear the RDY bit, and load IVB[1:0]. This bit is set by system software and cleared by hardware. For asynchronous and control data—Generate Break. When the local channel buffer is configured for TX data, the setting of this bit causes hardware to send the AsyncBreak (26h) or ControlBreak (36h) command and stop the transfer. When the local channel buffer is configured for RX data, the setting of this bit causes hardware to send the MediaLB RxStatus ReceiverBreak (70h) and stop the transfer. This bit is set by system software and cleared by hardware.
16 RDY	Next Buffer Ready. System software should set this bit when all the registers, data, and program memory variables are setup and ready to transmit or receive data. For TX data, the system memory buffer should also be filled. For ping-pong buffering mode, hardware clears this bit after the buffer begins to be processed. For circular buffering mode, software should clear this bit only when buffer processing needs to halted.
15-12	Reserved. Should be written as zero for compatibility.
11 PBS	Previous Buffer Start. When set, this bit indicates the first quadlet of the *Previous Buffer* has been successfully transmitted or received. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for all channel types.
10 PBD	Previous Buffer Done. When set, this bit indicates that the last quadlet of the *Previous Buffer* has been successfully transmitted or received. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for all channel types.
9 PBDB	Previous Buffer Detect Break. When set, this bit indicates that either a TX channel has detected a receiver break response, *ReceiverBreak* (70h), or an RX channel has detected a transmitter break command, *ControlBreak* (36h) or *AsyncBreak* (26h), while processing the *Previous Buffer*. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for all channel types
8 PBPE	Previous Buffer Protocol Error. When set, this bit indicates that either a TX channel has detected an RxStatus of *ReceiverProtocolError* (72h), a RX channel has detected an invalid command for this channel type, or an additional *AsyncStart* (20h) or *ControlStart* (30h) command has been received while in the middle of a packet. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for all RX channels and valid for only asynchronous and control TX channels.
7	Reserved. Should be written as zero for compatibility.

Table 36-16. CSCR Field Descriptions (Continued)

Field	Description
6 LFS	Lost Frame Synchronization. When set, this bit indicates that the logical channel has lost synchronization with the MediaLB frame. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for synchronous channels only.
5 ABE	AHB Bus Error. When set, this bit indicates that an AHB bus error has been detected. The setting of this bit generates a non-maskable channel interrupt to system software.
4 BE	Buffer Error. When set, this bit indicates that either a TX channel has detected a buffer underflow (e.g. attempted to pop data from an empty buffer), or an RX channel has detected a buffer overflow (e.g. attempted to push data onto a full buffer). The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for synchronous RX/TX and isochronous RX (**CECRn.FCE** = 0) channels only.
3 CBS	Current Buffer Start. When set, this bit indicates that the DMA controller has started processing the *Current Buffer*. This bit is set after the contents of CNBCRn have been loaded into CCBCRn, the **CSCRn.RDY** bit has been cleared (for ping-pong buffering), and hardware is available to accept the next buffer. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for all channel types.
2 CBD	Current Buffer Done. When set, this bit indicates that the last quadlet from the last packet (in the *Current Buffer*) has been successfully transmitted or received. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for all channel types.
1 CBDB	Current Buffer Detect Break. When set, this bit indicates that either a TX channel has detected a receiver break response, *ReceiverBreak* (70h), or an RX channel has detected a transmitter break command, *ControlBreak* (36h) or *AsyncBreak* (26h), while processing the *Current Buffer*. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for asynchronous and control channels only.
0 CBPE	Current Buffer Protocol Error. This bit indicates that either a TX channel has detected an RxStatus of *ReceiverProtocolError* (72h), an RX channel has detected an invalid command for a given channel type, or an additional *ControlStart* (30h) or *AsyncStart* (20h) command has been received while in the middle of a packet. The setting of this bit generates a maskable channel interrupt to system software. This bit is valid for all RX channel types and valid for only asynchronous and control TX channels.

36.3.3.13 CCBCR*n* (Channel *n* Current Buffer Cfg Register)

The Channel *n* Current Buffer Configuration Register (CCBCR*n*) allows system software to monitor the address pointer and buffer length of the *Current Buffer* in system memory for the logical channel.

Offset 0x0048 (CCBCR0)
0x0058(CCBCR1)
0x0068(CCBCR2)
0x0078(CCBCR3)
0x0088(CCBCR4)
0x0098(CCBCR5)
0x00A8(CCBCR6)
0x00B8(CCBCR7)
0x00C8(CCBCR8)
0x00D8(CCBCR9)
0x00E8(CCBCR10)
0x00F8(CCBCR11)
0x0108(CCBCR12)
0x0118(CCBCR13)
0x0128(CCBCR14)
0x0138(CCBCR15)

Access: User read



Figure 36-15. CCBCR*n* (Channel n Current Buffer Cfg Register)

Table 36-17. CCBCR Field Descriptions

Field	Description
31-18 BCA[15:2]	Buffer Current Address. The BCA field defines a 16-bit address pointer, which identifies the lower half of the beginning address of the *Current Buffer* in system memory. The **BCA[15:2]** bits are loaded from **CNBCRn.BSA[15:2]** when the *Next Buffer* is ready for processing. This *Current Buffer* address pointer should always be quadlet aligned (e.g. **BCA[1:0]** equals 2'b00). During the processing of the *Current Buffer*, the BCA field marks which quadlet of the buffer is currently being processed.
17-16 BCA[1:0]	For Synchronous, Asynchronous, and Control Channels—Hard-wired to 00 For Isochronous Channels—Buffer Current Address bits 1:0
15-2 BFA[15:2]	Buffer Final Address. The BFA field defines a 16-bit address pointer, which identifies the lower half of the ending address of the *Current Buffer* in system memory. The **BFA[15:2]** bits are loaded from **CNBCRn.BEA[15:2]** when the *Next Buffer* is read for processing. This *Current Buffer* address pointer, except when associated with isochronous channels, should always be quadlet aligned (e.g. **BFA[1:0]** equals 2'b00). During the processing of the *Current Buffer*, the point at which the BCA field becomes equal to (or greater than) the BFA field indicates that the processing of the *Current Buffer* will end upon successful completion of the current quadlet (for isochronous and synchronous channels) or upon successful completion of the current packet (for asynchronous and control channels). It is the responsibility of system software to ensure the system memory buffers (for RX asynchronous and control channels) can accommodate overflow in the size of the largest packet supported. Additionally, single-packet buffering can be used by simply programming **CNBCRn.BSA[15:2]** = **CNBCRn.BEA[15:2]**
1-0 BFA[1:0]	For Synchronous, Asynchronous, and Control Channels—Hard-wired to 00 For Isochronous Channels—Buffer Final Address bits 1:0

36.3.3.14 CNBCR*n* (Channel *n* Next Buffer Cfg Register)

The Channel n Next Buffer Configuration Register (CNBCR*n*) allows system software to set the start and end addresses of the *Next Buffer* in system memory for the logical channel.

Offset 0x004C (CNBCR0)
0x005C (CNBCR1)
0x006C (CNBCR2)
0x007C (CNBCR3)
0x008C (CNBCR4)
0x009C (CNBCR5)
0x00AC (CNBCR6)
0x00BC (CNBCR7)
0x00CC (CNBCR8)
0x00DC (CNBCR9)
0x00EC (CNBCR10)
0x00FC (CNBCR11)
0x010C (CNBCR12)
0x011C (CNBCR13)
0x012C (CNBCR14)
0x013C (CNBCR15)

Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	BSA[15:2]														BSA[1:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BEA[15:2]														BEA[1:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-16. CNBCR (Channel n Current Buffer Cfg Register)

Table 36-18. CNBCR Field Descriptions

Field	Description
31-16 BSA[15:0]	Buffer Start Address. The BSA field defines a 16-bit address pointer, which identifies the lower half of the beginning address of the *Next Buffer* in system memory. After system software detects that **CSCRn.RDY** has been cleared by hardware (for ping-pong buffering), the beginning address of the *Next Buffer* may be loaded into **BSA[15:2]**. System software should then set **CSCRn.RDY**. Once processing of the *Current Buffer* for the logical channel is complete, the **BSA[15:2]** field is loaded into the **CCBCRn.BCA[15:2]** field and processing of the next buffer can begin. This *Next Buffer* address pointer must always be quadlet aligned (e.g. **BSA[1:0]** must be written as 2'b00).
15-0 BEA[15:0]	Buffer End Address. The BEA field defines a 16-bit address pointer, which identifies the lower half of the ending address of the *Next Buffer* in system memory. After system software detects that **CSCRn.RDY** has been cleared by hardware (for ping-pong buffering), the ending address of the *Next Buffer* may be loaded into **BEA[15:2]**. System software should then set **CSCRn.RDY**. Once processing of the *Current Buffer* for the logical channel is complete, the **BEA[15:2]** field is loaded into the **CCBCRn.BFA[15:2]** field and processing of the next buffer can begin. The **BEA[15:2]** bits are loaded into **CCBCRn.BFA[15:2]** when the *Current Buffer* is finished being processed. This *Next Buffer* address pointer, except when associated with isochronous channels, should always be quadlet aligned (e.g. **BEA[1:0]** defaults to 2'b00)

36.3.3.15 LCBCR*n* (Local Channel *n* Buffer Cfg Register)

The Local Channel *n* Buffer Configuration Register (LCBCR*n*) allows software to optimize use of the Local Channel Buffer RAM. This register should only be written by software while the logical channel is disabled (e.g. CECR3.CE clear disables Channel 3; therefore software may write LCBCR3). Writing to this register while the corresponding logical channel is enabled may result in unexpected behavior.

Offset 0x0280 (LCBCR0)
0x0284 (LCBCR1)
0x0288 (LCBCR2)
0x028C (LCBCR3)
0x0290 (LCBCR4)
0x0294 (LCBCR5)
0x0298 (LCBCR6)
0x029C (LCBCR7)
0x02A0 (LCBCR8)
0x02A4 (LCBCR9)
0x02A8 (LCBCR10)
0x02AC (LCBCR11)
0x02B0 (LCBCR12)
0x02B4 (LCBCR13)
0x02B8 (LCBCR14)
0x02BC (LCBCR15)

Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	TH[9:0]										BD[8:3]					
W																
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BD[2:0]				SA[12:0]											
W																
Reset	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 36-17. LCBCR*n* (Local Channel *n* Buffer Cfg Register)

Table 36-19. LCBCR Field Descriptions

Field	Description
TH[9:0]	Buffer Threshold. The impact of the bit field can be ignored in MCIMX35

Table 36-19. LCBCR Field Descriptions (Continued)

Field	Description
BD[8:0]	Buffer Depth. This field defines the depth of the local channel buffer space in the local buffer RAM. At reset, the **LCBCR.BD[6:0]** field is loaded with 128 quadlets or 1Fh. 00hDepth = 4 quadlets 01hDepth = 8 quadlets 02hDepth = 12 quadlets ... 7FhDepth = 512 quadlets
SA[12:0]	Buffer Start Address. This field defines the starting address of the channel buffer space in the local buffer RAM. At reset, the **LCBCR.SA[9:0]** field is loaded with the channel number multiplied by 32 (for channel number multiplied by 128 quadlets). 000hStart Address = 0 quadlets 001hStart Address = 4 quadlets 002hStart Address = 8 quadlets ... 3FFhStart Address = 2044 quadlets

36.4 Functional Description

36.4.1 Local Channel Buffer RAM

A single-port RAM is used to implement the memory space for local channel buffering. The size of the RAM is 2k x 36-bits (1 quadlet of data; 4-bit tag). The initial start address, depth and threshold values for logical channel buffer RAM are determined by parameters RAM_SADDR, BUF_DEPTH and BUF_THRESHOLD. See Table 36-20 for parameters that indicate the start address, depth and threshold reset values. After reset, the start address, depth, and threshold values for the logical channels buffered in the RAM are controlled via the LCBCRn registers, the initial values can be overwritten by software.

Table 36-20. Local Channel Buffer RAM Parameters

Logical Channel	RAM_SADDR	BUF_DEPTH	BUF_THRESHOLD
0	0	16	2
1	16	16	2
2	32	144	128
3	176	144	128
4	320	144	128
5	464	144	128
6	608	144	128
7	752	144	128
8	896	144	128
9	1040	144	128
10	1184	144	128
11	1328	144	128

Table 36-20. Local Channel Buffer RAM Parameters (Continued)

Logical Channel	RAM_SADDR	BUF_DEPTH	BUF_THRESHOLD
12	1472	144	128
13	1616	144	128
14	1760	144	128
15	1904	144	128

See Figure 36-18 for more information on using the CBCHR*n* and CBCLR*n* registers to configure the local RAM buffer.



Figure 36-18. Programming Example for CBCHR*n* and CBCLR*n*

36.4.2 Modes of Operation

36.4.2.1 Ping-Pong Buffering

The ping-pong buffering mode dictates a particular method used for transferring data between hardware channels and system memory. When the logical channels of MediaLB Device are configured in this mode, the CCBCR*n* and CNBCR*n* registers are used to configure and monitor the system memory Current Buffer and Next Buffer, respectively.

Channels operate in ping-pong buffering mode when CECRn.MDS[1:0]=00. The Current Buffer and Next Buffer are independent system memory buffers, which allow hardware to support the ping-pong buffering. Each is addressed using two16-bit address pointers, as follows:

- Buffer Start Address (CNBCRn.BSA)—defines the beginning address of the Next Buffer in system memory
- Buffer End Address (CNBCRn.BEA)—determines the end of the Next Buffer in system memory
- Buffer Current Address (CCBCRn.BCA)—defines the beginning of the Current Buffer in system memory
- Buffer Final Address (CCBCRn.BFA)—defines the end of the Current Buffer in system memory

36.4.2.1.1 Asynchronous and Control Packet Handling

The Current Buffer and Next Buffer can be configured for either multi-packet or single-packet buffering, when receiving and transmitting asynchronous and control packet data. Multi-packet buffering allows the system to reduce the interrupt load at the expense of larger system memory buffers. Single-packet buffering allows system memory buffer size to be reduced at the expense of increasing the interrupt rate.

An example of multi-packet buffering for asynchronous and control channels is provided in Figure 36-19.



Figure 36-19. Asynchronous/Control Packet Buffering Example

Packet Reception

When multi-packet buffering is used for receiving asynchronous or control data packets, buffer processing should be handled in the following manner:

- At the start of buffer processing, the beginning of the Next Buffer becomes the beginning of the Current Buffer, as CNBCRn.BSA is loaded into CCBCRn.BCA. Additionally, the end of the Next Buffer becomes the end of the Current Buffer, as CNBCRn.BEA is loaded into CCBCRn.BFA.
- A *Buffer Start* interrupt is generated (CSCRn.STS[3] set), which informs software that hardware has updated CCBCRn, cleared the local channel CSCRn.RDY bit, and is available to accept the next buffer. Software may then prepare the Next Buffer by writing: CNBCRn.BSA, CNBCRn.BEA, and CSCRn.RDY.

- The CCBCRn.BCA field is loaded into an internal hardware register (not visible to system software) at the start of each incoming asynchronous or control RX packet. If the packet is later aborted (caused by *AsyncBreak*, *ControlBreak*, *ReceiverBreak*, or *ReceiverProtocolError*), CCBCRn.BCA is restored with the address pointer in the internal hardware register. The next packet then overwrites the aborted RX packet, as aborted RX packets are not stored in system memory.
- During the processing of the Current Buffer, CCBCRn.BCA continues to mark which quadlet of the asynchronous or control RX packet is currently being processed.
- Software is unable to predict the buffer length for asynchronous and control RX channels, since the length of each RX packet is defined by the packet header (PML) and extracted by hardware as the packet is received. As a result, there is a possibility that the last packet in the Current Buffer may extend beyond CCBCRn.BFA. System memory must accommodate this by allowing the buffers to overflow by the worst-case packet length.
- A *Buffer Done* interrupt is generated (CSCRn.STS[2] set) when the last quadlet from the last packet (in the Current Buffer) has been successfully received. Software may then begin processing the buffer.
- When the DMA Controller encounters an asynchronous or control packet that is broken (or has an error), CCBCRn.BCA is reloaded with the start address of the *last* packet and the broken packet is overwritten. This mechanism ensures that system software can always calculate the address of the *next* packet start address within system memory.

Single-packet buffering of asynchronous and control RX packets should be handled in the same manner described for multi-packet buffering, with the exception that the beginning and end address of the Next Buffer should be set to the same address (e.g. CNBCRn.BSA = CNBCRn.BEA).

Packet Transmission

When multi-packet buffering is used for transmitting asynchronous or control data packets, buffer processing should be handled in the following manner:

- At the start of buffer processing, the beginning of the Next Buffer becomes the beginning of the Current Buffer, as CNBCRn.BSA is loaded into CCBCRn.BCA. Additionally, the end of the Next Buffer becomes the end of the Current Buffer, as CNBCRn.BEA is loaded into CCBCRn.BFA.
- A *Buffer Start* interrupt is generated (CSCRn.STS[3] set), which informs software that hardware has updated CCBCRn, cleared the local channel CSCRn.RDY bit, and is available to accept the next buffer. Software may then prepare the Next Buffer by writing: CNBCRn.BSA, CNBCRn.BEA, and CSCRn.RDY.
- During the processing of the Current Buffer, CCBCRn.BCA continues to mark which quadlet of the asynchronous or control TX packet is currently being processed.
- System software can determine the exact buffer length for TX channels. As a result, the last packet in the Current Buffer should coincide with CCBCRn.BFA.
- A *Buffer Done* interrupt is generated (CSCRn.STS[2] set) when the last quadlet from the last packet (in the Current Buffer) has been successfully transmitted.

Single-packet buffering of asynchronous and control TX packets should be handled in the same manner described for multi-packet buffering.

36.4.2.1.2 Isochronous and Synchronous Data Handling

Reception and transmission of isochronous and synchronous data should be handled in the following manner:

- At the start of buffer processing, the beginning of the Next Buffer becomes the beginning of the Current Buffer, as CNBCRn.BSA is loaded into CCBCRn.BCA. Additionally, the end of the Next Buffer becomes the end of the Current Buffer, as CNBCRn.BEA is loaded into CCBCRn.BFA.
- A *Buffer Start* interrupt is generated (CSCRn.STS[3] set), which informs software that hardware has updated CCBCRn, cleared the local channel CSCRn.RDY bit, and is available to accept the next buffer. Software may then prepare the Next Buffer by writing: CNBCRn.BSA, CNBCRn.BEA, and CSCRn.RDY.
- During the processing of the Current Buffer, CCBCRn.BCA continues to mark which quadlet of the isochronous or synchronous data is currently being processed.
- A *Buffer Done* interrupt is generated (CSCRn.STS[2] set) when the last quadlet in the Current Buffer has been successfully transmitted/received.

An example of buffer processing for isochronous and synchronous channels is provided in Figure 36-20.



Figure 36-20. Isochronous/Synchronous Data Buffering Examples

For reception or transmission of isochronous data, single-packet and multi-packet buffering is handled in the same manner. Since isochronous channels have a fixed packet length (determined by CECRn.IPL), software should set the system memory buffer length as an even multiple of CECRn.IPL for multi-packet buffering and equal to CECRn.IPL for single-packet buffering. It is assumed that all isochronous packets in the system are of the same length, with the minimum supported length being 5 bytes.

For reception or transmission of synchronous data, the concept of multi-packet or single-packet buffering is not applicable since synchronous data has no packet format. As a result, CCBCRn.BFA will always indicate the end address of the Current Buffer for synchronous channels.

36.4.2.2 Circular Buffering

Logical channels can be programmed to operate in circular buffering mode by programming CECRn.MDS[1:0]=01. It is recommended that circular buffering be used with synchronous channels only (CECRn.CT[1:0]=00). Logical channels configured for transmitting or receiving other types of data (e.g. asynchronous, control, or isochronous) should not be in circular buffering mode.

In contrast to with ping-pong buffering mode, this mode effectively uses a single, circular system memory buffer to process channel data. Software must program the beginning and ending address of the circular buffer in the CNBCRn.BSA and CNBCRn.BEA fields. For proper operation, software must not change the addresses in CNBCRn.BSA and CNBCRn.BEA once buffer processing has started.

While processing the circular buffer, the CSCRn.RDY bit is not automatically cleared by hardware, as it is in ping-pong buffering mode. For circular buffer, the CSCRn.RDY bit can only be cleared by software through the IP Bus interface. Once CNBCRn.BSA and CNBCRn.BEA are initially loaded, software should set the CSCRn.RDY bit to initiate buffer processing. This bit may be cleared by software, as needed, to halt the buffer processing.

System design must ensure synchronous data is loaded into the circular buffer at the same rate at which it is unloaded.

An example of the circular buffering for synchronous channels is provided in Figure 36-21.

Synchronous Data Circular Buffering Example



Figure 36-21. Circular Buffering of Synchronous Data

Synchronous data using circular buffering should be handled in the following manner:

- Before buffer processing can begin, software must define the beginning address (CNBCRn.BSA) and ending address of the circular buffer (CNBCRn.BEA). Once the circular buffer beginning and ending addresses are defined, software must set the CSCRn.RDY bit to initiate buffer processing.
- At the start of buffer processing, the beginning address of the circular buffer (CNBCRn.BSA) is loaded into CCBCRn.BCA. Additionally, the ending address of the circular buffer (CNBCRn.BEA) is loaded into CCBCRn.BFA.
- During the processing of the circular buffer, CCBCRn.BCA is updated to indicate which quadlet of the synchronous data is currently being processed.
- Once the end of the buffer is reached and CCBCRn.BCA = CCBCRn.BFA, the CCBCRn.BCA field is reloaded to point to the beginning address of the circular buffer (CNBCRn.BSA).
- The CSCRn.RDY bit remains set during the processing of the circular buffer. Software may clear this bit, as needed, to halt buffer processing.

36.4.3 Streaming Channel Frame Synchronization

Certain types of streaming applications will require data to be synchronous with the MediaLB frame, including: stereo, 5.1 audio, and Generic Synchronous Packet Format (GSPF) DTCP. The MediaLB Device Streaming Channel Frame Synchronization feature provides this option.

For example, 24-bit stereo channels require two MediaLB physical channels (PC) to transmit left (0xLLLLLn) and right (0xRRRRRn) speaker data. Assuming the MediaLB Controller allocates PC1 and PC2 to this stereo channel, the data would be synchronized to the MediaLB frame as shown in Table 36-21.

Frame	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7
n=0		0xLLLLL0RR	0xRRR0xxxx					
n=1		0xLLLLL1RR	0xRRR1xxxx					
n=2		0xLLLLL2RR	0xRRR2xxxx					
n=3		0xLLLLL3RR	0xRRR3xxxx					

Table 36-21. Example of 24-bit Stereo Data Synchronous to 256 Fs MediaLB Frame

Without frame synchronization, the MediaLB Device may begin transmitting or receiving data that is not aligned with the MediaLB frame. Misalignment, as depicted in Table 36-22, may result in data corruption.

Frame	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7
n=0			0xLLLLL0RR					
n=1		0xRRR0xxxx	0xLLLLL1RR					
n=2		0xRRR1xxxx	0xLLLLL2RR					
n=3		0xRRR2xxxx	0xLLLLL3RR					

Table 36-22. Example of 24-bit stereo data asynchronous to 256Fs MediaLB frame

The MediaLB Device supports Streaming Channel Frame Synchronization as a programmable option for each logical channel configured for synchronous dataflow. System software can enable the frame synchronization feature for a synchronous logical channel by setting CECRn.FSE. When enabled, the synchronous logical channel begins transmitting and receiving data only at a MediaLB frame boundary.

When the loss of MediaLB frame synchronization occurs, the MediaLB Device detects it and optionally notifies system software via a maskable channel interrupt. In order to use this option, system software is responsible for the following actions:

- Program CECRn.FSPC[4:0] with the expected number of physical channels per frame for the logical channel;
- Unmask the CSCRn.STS[6] bit by setting CECRn.MASK[6] to 0.

A channel interrupt is generated when the actual number of physical channels detected during a MediaLB frame does not match the expected value. An additional channel interrupt is generated if the local channel buffer overflows (for RX channels) or underflows (for TX channels).

Additionally, software may instruct the MediaLB Device to automatically disable a logical channel when MediaLB frame synchronization is lost. To enable this feature, software must set CSCRn.FSCD, which causes hardware to automatically clear the Channel Enable bit (CECRn.CE) when synchronization is lost.

Frame synchronization is not supported for asynchronous, control, or isochronous channels.

Chapter 37
Memory Stick Host Controller (MSHC)

37.1 Introduction

The memory stick host controller (MSHC) is placed in between the AIPS/AHB bus and the Sony Memory Stick/Pro to support data transfer between the chip and the Memory Stick/Pro.

The MSHC top level block diagram with input and output signals is shown in Figure 37-1.



Figure 37-1. Memory Stick Host Controller Block Diagram

37.1.1 Overview

The memory stick host controller consists of five submodules: the MSHC IP gasket, the Sony memory stick host controller (SMSC), the MSHC fuse gate module, the MSHC embedded AHB DMA controller

and a gasket to connect AHB-lite bus to AHB. The SMSC module, which is the actual memory stick host controller, is compatible with Sony Memory Stick Ver 1.x and Memory Stick PRO. The IP gasket connects the AIPS IP bus to the SMSC interface to allow IP bustransfers. The fuse gate module is to disable the MSHC functions when the control fuse is blown. The MSHC embedded AHB DMA controller is for DMA transfers through AHB bus.

This document describes the MSHC IP gasket, fuse gating and embedded AHB DMA controller modules in detail.

37.1.2 Features

The MSHC includes the following features:

- A gasket between IP bus and SMSC
  - IP interface transfer functionality as slave
  - Interrupts for transfer errors, or wait timeout
  - Timeout function for abnormal transfer wait states
  - Fixed 32-bit data bus
  - Little-endian to IP data bus and big-endian to SMSC data bus
- SMSC to communicate to the Sony memory stick
  - Registers structured in 64-bit format
  - FIFO (4 x 64-bit)
  - Interrupt after Memory Stick/Pro communication completes
  - DMA in dual address mode
- An embedded DMA controller through AHB bus
  - DMA transfer through AHB interface as master
  - Fixed burst length as INCR8
  - Word alignment transfer size
- All functions controlled by fuse
- Test mode and DFT implementation

37.1.3 Modes of Operation

The MSHC has a reduced IP bus interface and supports the IP bus read/write by ARM or data transfer by DMA module in the chip.

The MSHC also has AHB interface and an embedded DMA controller. It allows the MSHC can transfer data by embedded DMA controller as a bus master through AHB bus. User can select one of above ways for data transfer by configure system register bit (EDMA_EN).

A transfer can be initiated by the chip DMA module or embedded DMA controller or the host in response to a MSHC DMA request. The MSHC is set to dual address mode for DMA transfers. In dual address

mode, when the MSHC requests a transfer with the DMA request, the chip DMA module or embedded DMA controller initiates a transfer to the MSHC.

37.2 External Signal Description

The MSHC IO ports are listed in Table 37-1.

Table 37-1. Signal Properties

Name	Function	I/O	Reset	Pull Up
MSHC_CLK	MSHC clock output to MS/Pro.	O	0	—
MSHC_BS	MSHC bus status.	O	0	—
MSHC_DATA0	MSHC data output to MS/Pro.	I/O	0	Pull Down
MSHC_DATA1	MSHC data output to MSPro (for parallel mode only).	I/O	0	Pull Down
MSHC_DATA2	MSHC data output to MSPro (for parallel mode only).	I/O	0	Pull Down
MSHC_DATA3	MSHC data output to MSPro (for parallel mode only).	I/O	0	Pull Down

37.2.1 Detailed Signal Descriptions

Detail signal descriptions are shown in Table 37-2.

Table 37-2. Detailed Signal Descriptions

Signal	I/O	Description
MSHC_CLK	O	This signal is the clock output to MS/Pro. This clock is gated when nothing transfering between MSHC and MS/Pro. The maximum frequency of this clock is 20MHz in serial mode and 40MHz in parallel mode.
MSHC_BS	O	This signal is the bus status output to MS/Pro. It can be used for both serial and parallel transfers with the MS/Pro.
MSHC_DATA0	I/O	This signal is the data transfer line[0] between MSHC and MS/Pro. It can be used for both serial and parallel mode.
MSHC_DATA1	I/O	This signal is the data transfer line[1] between MSHC and MSPro. It is for parallel mode only.
MSHC_DATA2	I/O	This signal is the data transfer line[2] between MSHC and MSPro. It is for parallel mode only.
MSHC_DATA3	I/O	This signal is the data transfer line[3] between MSHC and MSPro. It is for parallel mode only.

37.3 Memory Map and Register Definition

37.3.1 Memory Map

Table 37-3 shows the memory map for the MSHC module.

37.3.2 Register Summary

Table 37-3. MSHC Memory Map

Address	Register	Access	Reset Value	Section/Page
General Registers				
0x0000 (CMDR)	Command register	R/W	0x0000_0000	37.3.3.1/37-7
0x0008 (DATR)	Data register	R/W	0x004C_004C	37.3.3.2/37-8
0x0010 (STAR)	Status register	R/W	0x0000_2010	37.3.3.3/37-9
0x0018 (SYSR)	System register	R/W	0x0000_5544	37.3.3.4/37-12
0x0020 (DSAR)	Embedded DMA start address register	R/W	0x0000_0000	37.3.3.5/37-14

Figure 37-2 and Table 37-4 serve as a key for the register summary and register conventions.



Figure 37-2. Key to Register Fields

Table 37-4. Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.

Table 37-4. Register Conventions (Continued)

Convention	Description
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 37-5 shows the format for a register summary table.

Table 37-5. MSHC Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (CMDR)	R	0	0	0	0	0	0	0	0	TOVW[7:0]							
	W																
	R	DSZ[7:0]								TPC[3:0]				0	DSL	DSZ[9:8]	
	W																
0x0008 (DATR)	R	DATA[7:0]								DATA[15:8]							
	W																
	R	DATA[23:16]								DATA[31:24]							
	W																
0x0010 (STAR)	R	0	0	0	0	0	0	0	0	IDA	IXFR	0	0	WFIL	REMP	HRESP_ERR	0
	W																
	R	0	0	EMP	FUL	CED	ERR	BRQ	CNK	0	DRQ	MSINT	RDY	0	0	CRC	TOE
	W																
0x0018 (SYSR)	R	0	0	0	0	0	0	0	0	INTEN_IDA	INTEN_IXFR	0	0	INTEN_WFUL	INTEN_REMP	0	EDMA_EN
	W																
	R	DAM	DRM	DRQSL	REI	REO	BSY[2:0]			RST	SRAC	INTEN	NOCRC	IN-TCLR	MSIEN	FCLR	FDIR
	W																
0x0020 (DSAR)	R	EDMA_START_ADRS[31:16]															
	W																
	R	EDMA_START_ADRS[15:2]														0	0
	W																

37.3.3 Register Descriptions

This section provides detailed register descriptions of MSHC registers.

37.3.3.1 MSHC Command Register (CMDR)

The command register contains the transfer protocol command (TPC), transfer data size and bus time-out value. It must be set before starting a transfer.

Figure 37-3 shows the command register. Table 37-6 shows the register's field descriptions.

Offset 0x0000 (CMDR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	TOVW[7:0]							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DSZ[7:0]								TPC[3:0]				0	DSL	DSZ[9:8]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 37-3. MSHC Command Register Diagram

Table 37-6. MSHC Command Register Field Descriptions

Field	Description
31-24	Reserved, should be cleared.
23-16 TOVW [7:0]	Time out value for wait. This is a decrement time-out counter if long wait states are encountered. Once the MSHC FIFO becomes full/empty while the bus has more data to be written/read, it asserts the wait state on bus until the FIFO is available. When the counter reaches zero, the wait state of bus is deasserted and an interrupt is generated. When the TOVW[7:0] is set to zero, it does not produce wait states if the FIFO is full or empty, but generates an interrupt. If the interrupt enable bits (INTEN_WFUL and INTEN_REMP in the system register) are disabled, the timeout counter is set to infinity. Once the wait state is entered, it stays in wait until either the bus timeout or the FIFO becomes available for transfer. 00000000 0 wait state is asserted on IP bus. 00000001 1 wait state is asserted on IP bus. ..... 11111111 255 wait states is asserted on IP bus.
15-8 DSZ [7:0] 1-0 DSZ [9:8]	Data Size. The DSZ[7:0] together with DSZ[9:8] designate the transmit/receive data length (total 10 bits). The length can be set from 1 byte to 1024 bytes (1024 bytes corresponds to DSZ = 0). DSZ[9:0]: 0000000000 Data length is 1024 bytes. 0000000001 Data length is 1 byte. 0000000010 Data length is 2 bytes. ..... 1111111111 Data length is 1023 bytes.

Table 37-6. MSHC Command Register Field Descriptions (Continued)

Field	Description
7-4 TPC [3:0]	Transfer protocol code. This designates the TPC (4 bits). 0010 Encoding 2. READ_LONG_DATA -Transfer from MS/Pro data buffer(512 bytes). 0011 Encoding 3. READ_SHORT_DATA -Transfer from MS/Pro data buffer(32~256 bytes). 0100 Encoding 4. READ_REG - Read MS/Pro register. 0111 Encoding 7. GET_INT - Read MS/Pro INT register. 1000 Encoding 8. SET_RW_REG_ADRS - MS/Pro address setting of READ_REG or WRITE_REG. 1001 Encoding 9. EX_SET_CMD - Set MS/Pro CMD and access area. 1011 Encoding B. WRITE_REG - Write to MS/Pro register. 1100 Encoding C. WRITE_SHORT_DATA - Transfer to MS/Pro data buffer(32~256 bytes). 1101 Encoding D. WRITE_LONG_DATA - Transfer to MS/Pro data buffer(512 bytes). 1110 Encoding E. SET_CMD - Set MS/Pro CMD. all others reserved.
3	Reserved, should be cleared.
2 DSL	Data Select. This designates the data to be communicated with the Memory Stick/Pro. 0 Data is transmitted to and received from the Memory Stick/Pro using the internal FIFO. 1 Data is transmitted to and received from the Memory Stick/Pro using an external memory. (Not supported)

37.3.3.2 MSHC Data Register (DATR)

The data register is used to access the 4 x 64-bit internal FIFO. It takes eight 32-bit transfers to fill or empty the FIFO.

Figure 37-4 shows the data register diagram. Table 37-7 shows the register's field descriptions.

Offset 0x0008 (DATR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DATA[7:0]								DATA[15:8]							
Reset	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DATA[23:16}								DATA[31:24]							
Reset	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0

Figure 37-4. MSHC Data Register Diagram

Table 37-7. MSHC Data Register Field Descriptions

Field	Description
31-24 DATA [7:0] 23-16 DATA [15:8] 15-8 DATA [23:16] 7-0 DATA [31:24]	FIFO Data Buffer. DATA[31:0] This register is used to access the internal FIFO. The minimum read or write FIFO access unit is 8 bytes (even when the data is less than 8 bytes). The data is transmitted to and received from the Memory Stick/Pro with MSB first. When the data is less than 8 bytes, the lower bytes are invalid data. During communication with the Memory Stick/Pro, before accessing FIFO the user should check that the status register bit DRQ=1.

37.3.3.3 MSHC Status Register (STAR)

The status register reflects MSHC status, such as FIFO status, ready flag for transfers, CRC error flag and so on. The host needs to read this register in order to start and manage the transfer.

Figure 37-5 shows the status register diagram.Table 37-8 shows the register's field descriptions.

Offset 0x0010 (STAR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	IDA	IXFR	0	0	WFUL	REMP	HRESP_ERR	0
W									w1c	w1c			w1c	w1c	w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	EMP	FUL	CED	ERR	BRQ	CNK	0	DRQ	MSINT	RDY	0	0	CRC	TOE
W																
Reset	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 37-5. MSHC Status Register Diagram

Table 37-8. MSHC Status Register Field Descriptions

Field	Description
31-24	Reserved, should be cleared.
23 IDA	Illegal Data Access. This bit is asserted if a transfer is not 32-bit. It is always readable and can be cleared (if the interrupt enable bit INTEN_IDA in the system register is enabled) by writing 1 to this bit. Any illegal data access always asserts IDA, but does not generate an interrupt if the interrupt enable bit INTEN_IDA in the system register is disabled. 0 legal data access (32-bit). 1 Illegal data access.

Table 37-8. MSHC Status Register Field Descriptions (Continued)

Field	Description
22 IXFR	Illegal Transfer. This bit is asserted if a data transfer direction is not consistent with the FIFO data direction (FDIR in the system register). It is always readable and can be cleared (if the interrupt enable bit INTEN_IXFR in the system register is enabled) by writing 1 to this bit. Any illegal data transfer always asserts IXFR, but does not generate an interrupt if the interrupt enable bit INTEN_IXFR in the system register is disabled. 0 legal Transfer. 1 Illegal Transfer.
21-20	Reserved, should be cleared.
19 WFUL	Write to FIFO when Full. This bit is asserted if the FIFO is full and the current write transfer is not finished. It is always readable and can be cleared (if the interrupt enable bit INTEN_WFUL in the system register is set) by writing 1 to this bit. The set time of this bit is different depending on whether INTEN_WFUL is enabled and the value of TOVW[7:0]. If INTEN_WFUL is disabled, WFUL is set without the timeout delay when writing to a full FIFO. This bit also be used to generate bus wait state as well as the interrupt. 0 No data write transfer while the FIFO is full. 1 A data write transfer is attempted while the FIFO is full.
18 REMP	Read from FIFO when Empty. This bit is asserted if the FIFO is empty and the current read transfer is not finished. It is always readable and can be cleared (if the interrupt enable bit INTEN_REMP in the system register is set) by writing 1 to this bit. The version number read after a reset also asserts REMP as the FIFO is empty at this time. The set time of this bit is different depending on whether INTEN_REMP is enabled and the value of TOVW[7:0]. If INTEN_REMP is disabled REMP is set without the timeout delay when reading from an empty FIFO. This bit also be used to generate bus wait state as well as the interrupt. 0 No data read transfer while the FIFO is empty. 1 A data read transfer is attempted while the FIFO is empty.
17 HRESP_ ERR	Hresp Error. This bit is set when there is a hresp error (hresp=01) during data transfer on AHB bus. It can be cleared by writing 1 to this bit. 0 There is no hresp error. 1 There is an hresp error.
16–4	Reserved, should be cleared.
13 EMP	FIFO Empty. This bit is set when FIFO is empty. This is cleared to 1 by writing system register bit FCLR = 1. 0 FIFO contains data. 1 FIFO is empty.
12 FUL	FIFO Full. This bit is set when FIFO is full. This is cleared to 0 by writing system register bit FCLR = 1. 0 FIFO has empty space. 1 FIFO is full.
11 CED	MSPro Command End. In parallel interface mode, this bit is reflected by the CED bit in the status register of MSPro card at the same time as MSINT. In serial interface mode, this is always 0. This bit is cleared to 0 by writing to the command register. 0 Command not end. 1 Command end.
10 ERR	MSPro Error. In parallel interface mode, this bit is reflected by the ERR bit in the status register of MSPro card at the same time as MSINT. In serial interface mode this is always 0. This is cleared to 0 by writing to the command register. 0 No error. 1 MSPro error.

Table 37-8. MSHC Status Register Field Descriptions (Continued)

Field	Description
9 BRQ	MSPro Data Buffer Request. In parallel interface mode, this bit is reflected by the BREQ bit in the status register of MSPro card at the same time as MSINT. In serial interface mode this is always 0. This is cleared to 0 by writing to the command register. 0 No request. 1 Data buffer request.
8 CNK	MSPro Command No Acknowledge. In parallel interface mode, this bit is reflected by the CMDNK bit in the status register of MSPro card at the same time as MSINT. In serial interface mode this is always 0. This is cleared to 0 by writing to the command register. 0 Command has acknowledge. 1 Command has not acknowledge.
7	Reserved, should be cleared
6 DRQ	DMA Request. This bit indicates the DMA request. 0 No DMA request. 1 There is a DMA request.
5 MSINT	MS/Pro I/F Interrupt This bit is set when an interrupt request is received from the Memory Stick/Pro card. When an interrupt request is generated by another interrupt factor, the system register bit INTCLR can be set to 1 to clear the interrupt and then the MSINT interrupt is generated. In parallel interface mode, the contents of the interrupt from the Memory Stick/Pro card are reflected to CED, ERR, BRQ and CNK. This is cleared to 0 by writing to the command register. 0 Interrupt request not received from the Memory Stick/Pro. 1 Interrupt request received from the Memory Stick/Pro.
4 RDY	Ready This bit is set when the protocol ends. If some error occurs during protocol execution, the error state is reflected to the CRC and TOE bits at the same time that RDY goes to 1. This is cleared to 0 by writing to the command register. 0 Command receive disabled due to communication with the Memory Stick/Pro. 1 Command receive enabled or protocol ended.
3-2	Reserved, should be cleared.
1 CRC	CRC Error. When a CRC error occurs, CRC goes to 1 when the protocol ends. This is cleared to 0 by writing to the command register. 0 No Error. 1 A CRC error occurred during data receive.
0 TOE	Time Out Error When the busy state is returned continuously from the Memory Stick/Pro for a number of times exceeding the number of clocks set by BSY, the protocol is ended as a Memory Stick/Pro side operation error, and TOE goes to 1. This is cleared to 0 by write to the command register. 0 No Error. 1 A RDY time out error occurred in the handshake state during communication with the MS/Pro.

37.3.3.4 MSHC System Register (SYSR)

The system register has user commands and options that are required for transfer and communication with the MS/Pro. This register must be set before starting a transfer and should not be changed during the communication with the MS/Pro.

Figure 37-6 shows the system register diagram. Table 37-9 shows the register's field descriptions.

Offset 0x0018 (SYSR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	INTEN_IDA	INTEN_IXFR	0	0	INTEN_WFUL	INTEN_REMP	INTEN_HRESP_ERR	EDMA_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DAM	DRM	DRQSL	REI	REO	BSY[2:0]			RST	SRAC	INTEN	NOCRC	INTCLR	MSIEN	FCLR	FDIR
W																
Reset	0	1	0	1	0	1	0	1	0	1	0	0	0	1	0	0

Figure 37-6. MSHC System Register Diagram

Table 37-9. MSHC System Register Field Descriptions

Field	Description
31-24	Reserved, should be cleared.
23 INTEN_IDA	Illegal Data Access Interrupt Enable. 0 Disable the interrupt for an illegal data access. 1 Enable the interrupt for an illegal data access.
22 INTEN_IXFR	Illegal Transfer Interrupt Enable. 0 Disable the interrupt for an illegal data transfer. 1 Enable the interrupt for an illegal data transfer.
21-20	Reserved, should be cleared.
19 INTEN_WFUL	Interrupt Enable for a write transfer to FIFO with full. If it is set to one it enables the interrupt and the wait state timeout function. 0 Disable the interrupt. 1 Enable the interrupt.
18 INTEN_REMP	Interrupt Enable for a read transfer from FIFO with empty. If it is set to one it enables the interrupt and the wait state timeout function. 0 Disable the interrupt. 1 Enable the interrupt.
17 INTEN_HRESP_ERR	Interrupt Enable for hresponse error. If it is set to one it will enable the interrupt. 0 Disable the interrupt. 1 Enable the interrupt.
16 EDMA_EN	Embedded DMA Enable. This bit should be set if data need to be transferred through AHB bus by the embedded DMA controller. This bit should be cleared if data need to be transferred through IP bus by DMA module. 0 Disable the embedded DMA controller. 1 Enable the embedded DMA controller.

Table 37-9. MSHC System Register Field Descriptions (Continued)

Field	Description
15 DAM	DMA Access Mode. This bit indicates the DMA access mode. In single address mode, the FIFO is accessed using XDAK. In dual address mode, the FIFO is accessed using ADRS and XRD/XWR. The MSHC is fixed to use dual address mode. 0 Sets DMA access to dual address mode. 1 Sets DMA access to single address mode. (Not supported)
14 DRM	DMA Request Mode. This bit indicates the DMA request mode. In edge mode, XDRQ is deasserted after FIFO is accessed. For a continuous request, XDRQ is asserted again after two cycles. In level mode, XDRQ is not deasserted, and remains asserted. 0 Sets the DMA data request to level mode. 1 Sets the DMA data request to edge mode.
13 DRQSL	DRQ Select. When DRQSL = 1, an interrupt is generated when a data request occurs. When DRQSL = 0, an interrupt is not generated when a data request occurs. However, the DRQ bit of the status register changes regardless of the DRQSL setting. 0 Interrupt disabled. 1 Interrupt enabled.
12 REI	Rise Edge Input. This bit indicates the latch edge for the input data from MS/Pro. This setting cannot be changed during protocol execution. When setting the parallel interface mode, set REI = 0. 0 Input data is latched at the falling edge of MSHC_CLK. 1 Input data is latched at the rising edge of MSHC_CLK.
11 REO	Rise Edge Output. This bit indicates the synchronized edge of output data to MS/Pro. This setting cannot be changed during protocol execution. This bit is used when not fixed hold time by the side of the Memory Stick/Pro in parallel communication. 0 Output data to MS/Pro are synchronized with the falling edge of MSHC_CLK. 1 Output data to MS/Pro are synchronized with the rising edge of MSHC_CLK.
10-8 BSY [2:0]	Busy Count. This sets the RDY timeout time for the Memory Stick/Pro. The BSY wait time until the RDY signal is output from the Memory Stick/Pro is set to the BSY setting value x4 MSHC_CLK. However, timeout detection is not performed when BSY = 0. When performing wake-up for Memory Stick Ver. 1.x, the RDY signal from the Memory Stick is extended compared to normal operation, so set BSY = 0 and start the protocol. This setting cannot be changed during protocol execution. 000 0. (Disable timeout function for RDY.) 001 1. 010 2. 011 3. 100 4. 101 5. 110 6. 111 7.
7 RST	Sync Reset. When RST = 1 is written, internal sync reset (initialization of the internal registers and operating sequence) is performed. RST is cleared to 0 after the internal reset is completed. 0 No sync reset. 1 Assert the sync reset.
6 SRAC	Serial Access Mode. This bit indicates the transfer mode. 0 Parallel interface mode. 1 Serial interface mode.

Table 37-9. MSHC System Register Field Descriptions (Continued)

Field	Description
5 INTEN	Interrupt Enable. Interrupt request output is enabled by setting INTEN = 1. 0 Interrupt request output disabled. 1 Interrupt request output enabled.
4 NOCRC	No CRC. When NOCRC = 1, the write protocol is executed without adding the CRC data (16 bits) to the end of the transmit data. During the read protocol, the CRC check is performed like normal regardless of the NOCRC value. Normally set to 0. 0 CRC output on. 1 CRC output off.
3 INTCLR	INT Clear. Interrupt is deasserted by setting INTCLR=1. INTCLR is cleared to 0 after interrupt is deasserted. 0 Do not clear interrupt. 1 Clear interrupt.
2 MSIEN	MS/Pro Interrupt Enable. Interrupt request received from the Memory Stick/Pro is enabled by setting MSIEN = 1. When MSIEN is set to 0, the status register bit MSINT does not change and the interrupt request is not output. 0 Interrupt request received from Memory Stick is disabled. 1 Interrupt request received from Memory Stick is enabled.
1 FCLR	FIFO Clear. The FIFO data is initialized by setting FCLR = 1. FCLR is cleared to 0 after the FIFO is initialized. 0 Do not clear FIFO. 1 Clear FIFO.
0 FDIR	FIFO Direction. This bit indicates the direction of data transfer. The TPC[3] value is reflected when the protocol starts. 0 Sets the FIFO direction to receive (ARM <- FIFO <- MS/Pro). 1 Sets the FIFO direction to transmit (ARM -> FIFO -> MS/Pro).

37.3.3.5 MSHC Embedded DMA Start Address Register (DSAR)

This register is used to indicate the start address for DMA transfer by the embedded DMA controller through AHB bus. This register is not used when using DMA module in chip to transfer data through IP bus.

Figure 37-7 shows the data register diagram.Table 37-10 shows the register's field descriptions.

Offset 0x0020 (DSAR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	EDMA_START_ADRS[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EDMA_START_ADRS[15:2]														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 37-7. MSHC Embedded DMA Start Address Register Diagram

Table 37-10. MSHC Embedded DMA Start Address Register Field Descriptions

Field	Description
31-2 EDMA_ START_ ADRS	Embedded DMA Start Address. In transfer mode (from system memory to MSHC FIFO), this register contains the source address where the embedded DMA controller gets the data to transmit to MS/Pro. In receive mode (from MSHC FIFO to system memory), this register contains the destination address where stores the data read from the MS/Pro card.
1-0	Reserved. The DMA start address should be word alignment. So the EDMA_START_ADRS[1:0] is ignored while writing and always get zero while reading.

37.4 Functional Description

37.4.1 Reset

The MSHC uses one asynchronous reset and one synchronous reset to reset internal registers.

The asynchronous reset is the IP bus hardware asynchronous reset that is active low while the synchronous reset is a soft reset from the MSHC system register RST bit that is active high. Once the soft reset is asserted, it automatically clears the RST bit in the system register after initializing all internal registers. During the soft reset period the behavior of any IP Bus transactions is undefined.

37.4.2 Clocks

MSHC has several clocks, as shown in Figure 37-8. MSHC Clock Structure."

All the input clocks are connected to sub-modules through gating logic and muxing logic. The MSHC also has one inverted clock output.

In normal operation, XSCKI is an inverted version of SCKI and MSCKI is an inverted version of XMSCKI.

HCKI in the SMSC is the main clock for most of the internal registers and the FIFO. The MS/Pro has a slower clock speed and is asynchronous to HCKI, so XSCKO is generated by the SMSC and is output to provide the MS/Pro clock.



Figure 37-8. MSHC Clock Structure

37.4.3 Interrupts

When the system register bit INTEN = 1, interrupt request output is enabled.

Interrupt Factors:

- End of communication with the Memory Stick/Pro. An interrupt request is generated when status register bit RDY changes from 0 to 1.

- Data transfer request. An interrupt request is generated when status register bit DRQ changes from 0 to 1 while the system register bit DRQSL = 1.
- INT received from the Memory Stick/Pro. An interrupt request is generated when status register bit MSINT changes from 0 to 1 while the system register bit MSIEN = 1. However, when an interrupt request is generated by an interrupt factor other than MSINT, the interrupt request received from the Memory Stick is cued, the other interrupt is cleared, then the interrupt request is generated from the Memory Stick/Pro.
- Illegal data access. An interrupt is generated when status register bit IDA changes from 0 to 1 while the system register bit INTEN_IDA = 1.
- Illegal transfer. An interrupt is generated when status register bit IXFR changes from 0 to 1 while the system register bit INTEN_IXFR = 1.
- Write to FIFO when full. An interrupt is generated when status register bit WFUL changes from 0 to 1 while the system register bit INTEN_WFUL = 1.
- Read from FIFO when empty. An interrupt is generated when status register bit REMP changes from 0 to 1 while the system register bit INTEN_REMP = 1.
- Hresp Error. An interrupt is generated when status register bit HRESP_ERR is 1 while the system register bit INTEN_HRESP_ERR = 1.

Interrupt Clear:

The first three interrupt requests can be cleared by setting the system register bit INTCLR = 1. However, when an interrupt request is generated by a data transfer request (DRQ) while the system register bit DRQSL is set to 1, the interrupt request can also be cleared by writing or reading the FIFO.

The other four interrupt requests (IDA, IXFR, WFULL, REMP) can be cleared by writing 1 to the individual status bit when the corresponding interrupt enable bit is set in the system register.

37.4.4 SMSC (Sony Memory Stick Controller)

The SMSC module, which is the actual memory stick host controller, is compatible with Sony Memory Stick Ver 1.x and Memory Stick PRO. All details regarding the SMSC module can be found separately in ‘Memory Stick/Memory Stick PRO Host Controller IP Specification 1.3’.

37.4.5 IP Gasket

The IP gasket connects the AIPS IP bus to the SMSC interface to allow IP bus transfers.

37.4.5.1 IP bus transfer

The IP bus may perform a single data transfer or multiple data transfers (back-to-back transfers). The SMSC requires the write enable or the read enable low for one clock cycle.

37.4.5.1.1 Basic Read/Write Transfer

Figure 37-9 shows the basic timing for IP bus and the SMSC interface.

These first two write or read transfers have no wait state and take only one clock cycle for each transfer. The gasket generates no wait states prior to a transfer involved with command register access, status register access, system register access or embedded DMA start address register access.

There are two further transfer timings in cycles 8-9 (write transfer) and in cycles 11-12 (read transfer). In these cases the gasket request one more cycle prior to each transfer, and so it takes two cycles to complete the transfer. A two cycle transfer is used for data register access.



Figure 37-9. Basic IP Bus Read/Write Timing Diagram

37.4.5.1.2 Back-to-Back Transfer

The Figure 37-10 shows the back-to-back timing for IP bus and the SMSC interface.

In the timing diagram there are three write transfers (cycles 1–6) and two read transfers (cycles 8–11).

The IP bus sends back-to-back transfers and the gasket inserts one cycle wait states for each data transfer. This allows the SMSC read/write signal to be asserted for one clock cycle.



Figure 37-10. Back-to-Back IP Bus Write/Read Timing Diagram

37.4.5.2 Transfer Error

When the gasket detects a transfer error, it generates an interrupt. The transfer error interrupt is an optional feature that can be enabled in system register.

Two transfer error conditions are:

- Illegal data access
- Illegal transfer

The data access error indicates that the transfer is not 32-bit. The gasket checks all four byte enable signals and if any one of these becomes zero during a transfer the gasket sets the interrupt status bit (IDA) and generates the interrupt.

The illegal transfer error shows whether the data transfer direction is correct. The system register includes the FIFO data direction bit (FDIR) that must be set before the transfer is started. If this bit is set to one, the data direction is to MSHC. Then the next IP bus transfer must be a write. If the data direction and data transfer direction are not consistent, the gasket updates the interrupt status bit, IXFR, to one and generates the interrupt. Note that this error condition is applied only to transfers to the data register.

37.4.5.3 Transfer Wait condition

In normal transfers, a wait state may be inserted for one clock cycle for each 32-bit transfer, because of the read/write timing requirements for the SMSC.

If the transfer initiator ensures a maximum transfer burst to fill the SMSC FIFO, there are no multiple wait cycles. If it performs a large transfer burst to the MSHC, the SMSC FIFO is full due to the slow transfer speed between the SMSC and the MS/Pro. In this case, the gasket inserts wait states until the FIFO is available for further transfers, that is, one space in the FIFO is available. At this time the gasket ends the wait state and resume the next transfer. The behavior is similar for read transfers when the FIFO is empty.

There are two conditions for multiple cycles of wait states:

- Write transfers with the SMSC FIFO full
- Read transfers with the SMSC FIFO empty

Exceptional operations can also cause a long wait state. For instance, if one 32-bit data write transfer is performed with the SMSC FIFO empty, the empty flag remains set. Thus, if the following transfer is a read operation it is not processed due to the asserted state of the FIFO empty flag. Therefore the gasket stays in a wait state as long as the read transfer request remains pending on the IP bus. A minimum of two 32-bit write transfers are required to deassert the empty flag. The transfer initiator must make sure that a minimum of two write transfers are made in order to read back the data written to the FIFO.

Another unexpected long wait state may happen if the communication between the MSHC and the MS/Pro is abnormally terminated. To prevent this behavior, the gasket provides a wait timeout function, with which a timeout value can be used to disable the wait state and generate an interrupt if the transfer wait state goes for too long. This option is available when the interrupt enable bits, INTEN_WFUL and INTEN_REMP, are enabled.

The timeout counter has no functionality if the INTEN_WFUL and INTEN_REMP interrupts are disabled. In this case the transfer initiator is responsible for disabling the module to end a long wait state.

37.4.6 Fuse Gate Module

The fuse gate module disables the MSHC functions when the control fuse is blown. If the fuse is blown, all clocks to MSHC are disabled. Once the fuse is blown, MSHC can never work again.

37.4.7 Embedded AHB DMA Controller

The MSHC embedded AHB DMA controller is for DMA transfers through AHB bus.

To reduce the loading of IP bus and DMA module in chip, an embedded DMA controller is included in MSHC. This embedded DMA controller acts as a master on 32-bit AHB bus when data is transferring.

To use this embedded DMA controller, besides the common configurations for gasket and SMSC, user need to set EDMA_EN bit in the system register to enable this embedded DMA controller and provides source/destination address to EDMA_START_ADRS in embedded DMA start address register.

When EDMA_EN is set, the DMA request is sent to the embedded DMA controller and data is transferred through AHB bus. Meanwhile, the DRM bit in the system register should be cleared to set DMA request to level mode. When the embedded DMA controller is reading/writing FIFO, the SMSC data register can not be accessed through IP bus (write option has no effect and return zero for read option).

When EDMA_EN is cleared, the DMA request is sent to the chip DMA module and data is transferred through IP bus. The DRM bit in SMSC system register should be set.

EDMA_START_ADRS is the DMA transfer address for system memory. In transfer mode (data from system memory to MSHC FIFO), this register sets the source address where the embedded DMA controller gets the data. In receive mode (data from MSHC FIFO to system memory), this register sets the destination address to store the data read from the Memory Stick/Pro card.

The embedded AHB DMA controller only issues INCR8 fixed burst length transfer (8 words). For transfer sizes which are not integer multiples of 8 words, the last round of transfer are the real transfer sizes. For example, if the transfer size is 10 words, the embedded DMA controller issues two bursts: the first one is INCR8 (8 words) and the second one is INCR with real burst length (2 words).

37.4.8 Communication with the Memory Stick (Serial Mode)

An example of communication with the Memory Stick is shown below.

This example shows the case when TPC SET_CMD transmit is executed.

1. Set system register bit FDIR to set the FIFO direction.
2. Write the command data to the FIFO.
3. Write the TPC and the data transfer size to the command register and start the protocol.
4. The ARM waits for the protocol end interrupt. After the protocol ends, an interrupt is output from the host controller. The ARM receives this interrupt, then sets system register bit INTCLR to clear the interrupt.
5. Read the status register to confirm that communication with the Memory Stick ended normally.
6. The ARM waits for the INT interrupt from the Memory Stick. After INT generation from the Memory Stick, an interrupt is output from the host controller. The ARM receives this interrupt, then sets system register bit INTCLR to clear the interrupt.
7. Read the status register to confirm INT generation from the Memory Stick.

37.4.9 Parallel Mode Setting Procedure

1. Identify the Memory Stick media and confirm that it is a Memory Stick PRO. For Memory Stick media identification, see *Memory Stick Standard Format Specifications,* ver.1.x, Appendix D; or *Memory Stick Standard Format Specifications,* ver.2.0, Application Notes 1.3, Media Identification Process.
2. Set the Memory Stick Pro card to parallel mode by TPC (clear SRAC bit in system parameter register of Memory Stick Pro card).
3. Write SRAC = 0 and REI = 0 to the system register of MSHC.

Note that communication with the Memory Stick is not possible if the host controller is set to parallel interface mode first.

Chapter 38
ARM1136 Platform

38.1 Introduction to the ARM1136 Platform

The ARM1136 platform satisfies the CPU complex requirements for single core modems and application processors. This chapter includes the following:

- An overview of the modules within the platform
- The bus interfaces provided
- A brief functional description of each module within the platform

Figure 38-1 shows a block diagram of the ARM1136 platform.



Figure 38-1. ARM1136 Platform Diagram

38.2 The ARM1136JF-S Processor

This section presents a brief overview of the ARM1136JF-S processor.

The core of the ARM1136 platform is the ARM1136JF-S processor, referred to in this document as “the ARM1136.” The ARM1136 incorporates an integer unit that implements the ARM v6 architecture. It supports the ARM and Thumb instruction sets, Jazelle technology enables the direct execution of Java bytecodes, and a range of SIMD DSP instructions that operate on 16-bit or 8-bit data values in 32-bit registers. With the exception of memories related to the caches and MMU, the ARM1136 is a fully synthesizable design.

38.2.1 Features

The ARM1136JF-S processor feature list includes the following:

- Integer unit with Embedded ICE logic
- Eight-stage pipeline
- Branch-prediction with return stack
- Low interrupt-latency mode
- External coprocessor interface
- Instruction and data MMUs, managed using micro-TLB structures backed by a unified main TLB
- Instruction and data caches including a non-blocking data cache with hit-under-miss methodology
- Caches are virtually indexed and physically addressed
- 64-bit interface to both caches
- Write buffer (bypassable)
- AMBA L2 interface supporting multiprocessor implementations
- JTAG-based debug
- Floating-point coprocessor

A block diagram of the ARM1136JF-S is shown in Figure 38-2.



Figure 38-2. The ARM1136JF-S Block Diagram

38.3 ARM1136 Interfaces

This section provides short descriptions of the main interfaces to the ARM1136 processor.

38.3.1 Debug and JTAG

This interface provides connection to external tools for the development of application software, operating systems, and hardware. The ARM1136 JTAG interface must be synchronized externally to the processor's CLK domain as with previous ARM cores. The JTAG synchronization is done internal to the ARM1136 platform by the JSYNC module. See Section 38.7.26, "JTAG Synchronization Module (JSYNC)."

38.3.2 Embedded Trace Macrocell

The Embedded Trace Macrocell (ETM) interface provides connection to the ETM11 real-time trace hardware.

38.3.3 Vectored Interrupt Controller

The vectored interrupt controller (VIC) port is provided to support vectored interrupts. An external interrupt controller supplies the starting address (vector address) of the interrupt handler corresponding to the highest priority interrupt request.

38.3.4 Coprocessor Interface

The ARM1136 coprocessor interface supports the connection of external coprocessors. The ARM instruction set supports the connection of sixteen coprocessors, numbered 0–15, to an ARM processor. In the ARM1136 processor, the following coprocessor numbers are reserved:

- CP10—VFP Control (Floating Point Unit)
- CP11—VFP Control (Floating Point Unit)
- CP14—Debug and ETM Control
- CP15—System Control

Coprocessors CP0-9, CP12, and CP13 are available for the user's own external coprocessors.

NOTE

The coprocessor interface is not ported out of the ARM1136 platform. See Section 38.7.4, "Coprocessor Interface (COP)," for more information.

38.3.5 Level-two Memory Interface

The ARM1136 level-two (L2) memory interface exists to provide a high-bandwidth interface to L2 caches, on-chip RAM, peripherals, and interfaces to external memory. It provides a high-bandwidth mechanism for filling the caches on a cache miss. The ARM1136 processor L2 interconnect system uses 64-bit wide generic AMBA 2.v6 (AHB-Lite) interfaces:

- Instruction-fetch interface
- Data-read interface
- Data-write interface

Another interface is a 32-bit AHB-Lite interface to peripherals:

- Peripheral interface

All ARM1136 AHB interfaces are AMBA 2.0, v6 extended compatible (2.v6).

The L2 bus interfaces are shown in Figure 38-3.



Figure 38-3. L2 Interfaces

38.3.5.1 Instruction-Fetch Interface

The instruction-fetch interface is a read-only interface that services the instruction cache on cache misses, including the fetching of instructions for the prefetch unit of instructions that are held in memory marked as non-cacheable. The interface is optimized for cache linefills rather than individual requests.

38.3.5.2 Data-Read Interface

The data-read interface performs reads and swap writes. It services the data cache on cache misses, handles translation lookaside buffer (TLB) misses on hardware page-table walks, and reads uncacheable locations. While cache-miss handling is important, the latency between outstanding uncacheable loads is minimized. The same address never appears on the data-read interface and the data-write interface simultaneously.

38.3.5.3 Data-Write Interface

The data-write interface is a write-only interface that services the writes out of the write buffer. Multiple writes can be queued as part of this interface.

38.3.5.4 Peripheral Interface

The peripheral interface is an AHB-Lite interface that services peripheral devices. The peripheral bus is a single-master bus with the ARM1136's peripheral interface being the only master. In the ARM1136 processor, this interface is intended for peripherals that are private to the ARM1136 core, such as the vectored interrupt controller or a watchdog timer.

Accesses to regions of memory that are marked as device and non-shared are routed to the peripheral interface in preference to the data-read or data-write interface. The peripheral port memory remap register enables memory regions to be remapped to the peripheral interface.

38.4 Overview of Platform Submodules

The platform consists of the ARM1136JF-S processor, an L2 cache controller (L2CC), L2 cache memory, an L1 and L2 event monitor (EVTMON), two AMBA bus downsizers (AHBDIV2), a 6x5 multi-layer AHB 2.v6 crossbar switch (MAX), an SRAM controller (RAMC), two AHB to IP-Bus interface gaskets (AIPS), a ROM controller (ROMC), an ARM1136 vectored interrupt controller (AVIC), a clock control module (CLKCTL), a ROMPATCH module, and a JTAG synchronization module (JSYNC). In addition, the L2MUX, PAHBMUX and MAXMUX modules handle AHB infrastructure support.

In addition, the ARM1136 platform contains the Embedded Trace Kit (ETK) from ARM. The ETK modules consist of the ETM, the Embedded Trace Buffer (ETB), and the Cross Trigger Interface (CTI) module.

The other debug improvement is that the event monitor has two additional counters. This allows simultaneous monitoring of additional L2CC events. The event monitor counters have also been made writable, which allows for more frequent interrupts from the EVTMON.

38.5 Overview of Platform Bus Interfaces

This section describes the major bus interfaces of the ARM1136 platform. All AHB buses on the ARM1136 platform are AHB-Lite 2.v6 compatible.

Brief functional descriptions of each module within the platform are discussed in Section 38.4, “Overview of Platform Submodules.”

38.5.1 L2CC AHB Interfaces

The ARM1136, via L2CC master ports M0 and M1, communicates directly to the ARM1136 platform I/O through two 133 MHz 64-bit AHB-Lite 2.v6 buses. These AHBs are labeled L2CC0 and L2CC1 on Figure 38-1. Each L2CC master port, M0 and M1, also feeds a bus divider (AHBDIV2), and then connects to MAX ports M0 and M1, respectively. The AHBDIV2 module translates the 64-bit data AHB accesses into 32-bit data accesses allowing the ARM1136 to communicate through the MAX module, which is configured to support a 32-bit data path. A configuration input, **l2cc_max_only**, is provided to disable the 64-bit direct connect buses and route all L2CC master transactions through the MAX.

38.5.2 MAX AHB Interfaces

Three slave ports of the MAX module (S0, S1, and S2) connect directly to the ARM1136 platform I/O via 133 MHz 32-bit AHB-Lite 2.v6 buses. These AHBs are labelled MAX0, MAX1, and MAX2 on Figure 38-1.

38.5.2.1 Alternate Bus Master Interfaces

Three 32-bit AHB-Lite 2.v6 interfaces are provided for alternate bus masters to connect directly to MAX master ports M3, M4, and M5 and thereby enable access to external ports (MAX0,1,2), ROM, SRAM, and peripherals (AIPS A, AIPS B). To support the connection of AHB2.0 compatible alternate bus masters, the

platform contains AHB2.v6 byte strobe generation logic on all alternate bus master ports. See Section 38.7.14, “AHB2.v6 Byte Strobe Generation Logic.”

38.5.3 IP-Bus v3.1

Slave ports S3 and S4 of the MAX are connected to AHB <-> IP-Bus peripheral interface gaskets (AIPS A and AIPS B). The two IP-Bus interfaces are v3.1 compatible.

38.5.4 Peripheral AHB Bus

The ARM1136 peripheral bus, or “P_AHB”, is a 32-bit AHB-Lite 2.v6 bus which connects the ARM1136 to the platform’s AHB slaves via the MAXMUX. These connections allow the ARM1136 to access its vectored interrupt controller (AVIC), the ROMPATCH registers, as well as MAX port M2. Thus, all peripherals residing behind both AIPS modules (including the ETB and ECT modules) are accessible via the ARM1136’s P_AHB.

The peripheral port (P_AHB) is accessed by memory locations whose MMU page table attributes are programmed as Non-Shared Device. To save MMU page tables, a region of memory can be programmed as Non-Shared Device by writing to the Peripheral Port Memory Remap Register (PPMRR) in the ARM1136 CPU. This register is programmed with the peripheral region’s base address and size.

38.6 ARM1136 Platform Submodules

The submodules of the ARM1136 platform are listed in the following sections along with short functional descriptions. See Figure 38-1 for the major bus interconnections of each module within the platform.

38.7 Configuration of ARM1136JF-S in the ARM1136 Platform

The ARM1136 was discussed in Section 38.2, “The ARM1136JF-S Processor.” The information presented in this section focuses on the ARM1136JF-S implementation within the ARM1136 platform. See the *ARM1136JF-S Technical Reference Manual* for more detailed information.

38.7.1 Vector Floating Point CoProcessor

The ARM1136JF-S processor comes bundled with a vector floating point unit (VFP11) that is fully compatible with the *ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic*. The VFP11 coprocessor supports all addressing modes described in section C5 of the *ARM Architecture Reference Manual*.

The VFP11 is optimized for high data transfer bandwidth through 64-bit split load and store buses. Divide and square root operations run in parallel with other arithmetic operations to reduce the impact of long-latency operations. In addition to full IEEE 754 support, near IEEE 754 compatibility is provided in RunFast mode without support code assistance.

The VFP11 coprocessor provides full support of single-precision and double-precision add, subtract, multiply, divide, multiply with accumulate and square root operations. Conversions between floating-point data formats and ARM integer word format are provided, with special operations to perform the

conversion in round-toward-zero mode for high level language support. Throughput and latency cycle counts for some commonly used VFP11 instructions are shown in Table 38-1.

Table 38-1. VFP11 Instruction Throughput and Latency Cycle Counts

Instructions	Single-Precision Throughput/Latency	Double-Precision Throughput/Latency
FABS, FNEG, FCVT, FCPY	1 5	1 5
FCMP, FCMPE, FCMPZ, FCMPEZ	1 5	1 5
FADD, FSUB	1 9	1 9
FMUL, FNMUL	1 9	1 9
FMAC, FNMAC, FMSC, FNMSC	1 9	2 10
FDIV, FSQRT	15 19	29 33

The VFP11 coprocessor is integrated with the ARM1136 CPU through a dedicated VFP coprocessor interface and uses coprocessor ID number 10 for single-precision instructions and coprocessor ID number 11 for double-precision instructions. In some cases, such as mixed-precision instructions, the coprocessor ID represents the destination precision. In the ARM1136 platform, which contains the VFP11 coprocessor, these coprocessor ID numbers must not be used by another coprocessor.

Access to the VFP11 coprocessor is controlled by the ARM1136 Coprocessor Access Control Register. The coprocessor access rights must be configured correctly before any VFP11 instructions may be executed. See the *VFP11 Technical Reference Manual* for detailed information.

38.7.2 ARM1136 Instruction and Data Caches (L1)

The ARM1136 is configured with a 16-Kbyte instruction cache and a 16-Kbyte data cache. Each cache is implemented as four-way set associative and each is both virtually indexed and physically addressed. Both the instruction cache and data cache are capable of providing two words per cycle for all requesting sources. The number of cache ways is fixed at four. The line-length is not configurable and is fixed at eight words per line.

See the *ARM1136EJ-S Technical Reference Manual* for more detailed information.

38.7.3 L2 Interface (IF_AHB, DR_AHB, DW_AHB)

The three 64-bit L2 interfaces, instruction fetch, data read, and data write, are connected directly to the tightly coupled L2 cache controller.

38.7.4 Coprocessor Interface (COP)

This interface is not ported to the top level of the ARM1136 platform.

38.7.5 Vectored Interrupt Controller Interface

The vectored interrupt controller (VIC) interface of the ARM1136 is connected directly to the ARM1136 vectored interrupt controller (AVIC) module. The AVIC module is accessed by the ARM1136 via its P_AHB bus and the MAXMUX module. See Section 38.7.21, "ARM1136 Vectored Interrupt Controller (AVIC)," for more detail.

NOTE

The AVIC module used on the ARM1136 platform is not the VIC module supplied by ARM. The AVIC module is one designed by Freescale to support the vectored interrupt interface (VIC) on the ARM1136.

38.7.6 JTAG Interface

The JTAG interface on the ARM1136 and the ETK11 modules are connected to the platform's JSYNC module. The JSYNC module performs the standard ARM JTAG synchronization logic. The JSYNC module also contains some miscellaneous debug related logic in addition to JTAG and power-on-reset control. See Section 38.7.26, "JTAG Synchronization Module (JSYNC)," for more detail. Finally the JSYNC provides clock gating for all CPU domain peripherals.

38.7.7 Level Two Cache Controller (L2CC)

This section will focus on the use and configuration of the L2CC within the ARM1136 platform. First, the general features of the L2CC will be listed.

See ARM's *L2 Cache Controller (L2CC) Engineering Specification* for more detail.

38.7.7.1 L2CC Configuration on the ARM1136 Platform

The ARM1136 platform Level 2 Cache Controller (L2CC) is optimized to sit between the ARM1136 (L1) and main memory (L3, or the external EMI). The L2 cache is a unified, physically indexed, physically tagged 8-way cache. The replacement algorithm can be locked on a way basis, allowing the associativity to be reduced from 8 way down to 1 way (direct mapped), and the locked ways to be used as physically mapped memory. The L2CC does not have snooping hardware to maintain coherency between caches, so coherency must be maintained in via software.

The L2 cache size supported by the ARM1136 platform is 128 Kbytes. A 256-bit data path is implemented to the L2 data arrays. The L2 cache latency is 8 clocks on hits assuming a single cycle RAM access. However, the actual latency of the L2 data RAMs on the ARM1136 platform is 2 clocks (one wait-state), and therefore the range on the ARM1136 platform is predicted to be 9–10 clocks. The L2 tag, valid, and dirty RAMs are zero wait-state compiled memories.

All slave and master ports of the L2CC are 64-bit AHB-Lite 2.v6 compatible.

38.7.8 L2CC Performance

The L2CC on the ARM1136 platform implement zero wait-state tag, valid and dirty memory arrays. These memories will reside inside the common ARM1136 platform module. The L2 data memories will reside

outside of the common ARM1136 platform and use one-wait state for both reads and writes. The total access time to the first word of read data is calculated to be 11 or 12 clocks. This number will increase from the ARM1136 perspective due to L1 pipeline delays. Table 38-2 shows the ARM1136 platform's L2CC access times for a 4 word burst read hit from the perspective of the ARM1136 L2 interface AHBs. These are best case access times, as there are other scenarios when access times on L2 hits could be longer (concurrent requests for example).

Table 38-2. L2CC Burst Read Access Time

Burst of 4	Access Time in Clock Cycles
1st 64 bits of burst	11
2nd 64 bits of burst	12
3rd 64 bits of burst	13
4th 64 bits of burst	14

See ARM's *L2 Cache Controller (L2CC) Engineering Specification* for more detailed information on the L2CC design and the L2CC programmer's model.

38.7.8.1 L2 Initialization

In order to cache instructions/data into the L2CC, the cache must first be configured and invalidated. The way size, associativity, and cache memory latencies are specified using the **Auxiliary Control register**. Then the cache is invalidated using the **Invalidate By Way Cache Maintenance Operations register**.

Next, it is recommended that user initialize the MMU. Next, the L2CC is enabled by writing to the **L2 Control register** before the MMU is enabled.

38.7.8.2 Example of Configuring the ARM11P L2CC

The ARM1136 Platform memory map places the L2 registers at the base address of **0x3000_0000**. The registers are listed and described in the L2 Cache Controller Technical Reference Manual.

The L2CC is configured using the **L2 Auxiliary Control register** located address: **0x3000_0104**. For this example, this register is set to: **0x0003_0009**. This value corresponds to the following configuration:

- 128k cache size (16k way size)
- 8-way associativity
- Event Monitor Bus disabled
- 1 clk latency (0 wait state) TAG/VALID and DIRTY memories.
- 2 clk latency (1 wait state) DATA memory for Read and Write.

NOTE

The L2CC must be disabled when accessing internal registers.

NOTE

Writes to any of the L2CC registers should be preceded by an explicit cache-sync request. This is especially important when the cache is enabled and changes to how the cache allocates new cache-lines are to be made, such as, cache lockdown and change of debug control attributes.

38.7.8.3 Invalidating the L2CC Cache Memory

The cache memory is invalidated using the Cache Invalidate by Way Maintenance Operations register. This register uses the Format C way-based background operation. Writing 0x0000_00FF to this register, located at address: 0x3000_077C, will invalidate the entire L2 cache. Note that the cache way-based maintenance operations, and specifically the Invalidate by Way operation, run as background tasks. This requires polling the register to determine when the operation is complete. The Cache Invalidate by Way Maintenance Operations register will go to zero (each bit clearing as the corresponding way completes).

38.7.9 L2CC Event Monitor (EVTMON)

The L2CC design provides a number of L2 cache event monitoring output signals as shown in Table 38-3. These signals are routed from the L2CC to the L2CC's Event Monitor (EVTMON) module, which contains a control register, a status register, and event counters. The event counters have been made writable to allow the EVTMON to assert its interrupt more frequently. This can be accomplished by writing a non-zero value to the counter each time the EVTMON interrupt is serviced. Access to EVTMON registers will be provided via an IP-Bus connection (see Section 38.7.20.2, "AIPS A Peripheral Support"). The **evtmon_interrupt** output signal is generated based upon enabling various L2CC events. This signal will be brought out to the top-level of the ARM1136 platform in order to provide flexible interrupt assignment and muxing at the SoC level. Although some of the events monitored by the EVTMON module are used for L2 operational profiling (cache requests, hits, etc.), some of the event signals monitored are necessary to resolve error conditions not signaled on the ARM1136/L2CC AHB interfaces (**bwabt** for example).

Table 38-3. L2CC Event Monitoring Signals

Signal	Type	Notes
BWABT	Output	Buffered Write Abort
CO	Output	Castout of a line from the L2 cache
DRHIT	Output	Data read hit
DRREQ	Output	Data read request
DWHIT	Output	Data write hit
DWREQ	Output	Data write request
IRHIT	Output	Instruction read hit
IRREQ	Output	Instruction read request
WA	Output	Write allocate (write caused a linefill to the L2 cache)

38.7.10 Performance Monitor for Level 1 Cache

ARM Platform has a submodule included in the Event Monitor. It is a level 1 cache performance monitor. This is modeled after the L1 performance monitor which is provided with the ARM core (and is also available to the user). The L1 Performance Monitor allows the user to simultaneously count events such as L1 cache misses, TLB misses, pipeline stalls and other related features. This enables system developers to profile the performance of their system. All registers and counters are memory mapped.

38.7.11 Level Two AHB Mux (L2MUX)

The 64-bit L2CC master ports M0 and M1 are routed directly to the top-level of the ARM1136 platform. Additionally, the 64-bit L2CC master ports M0 and M1 are each connected to an AHBDIV2 module before connecting to the MAX module. The AHBDIV2 modules will downsize the 64-bit L2CC data paths to the 32-bit data path of the MAX. There will be two Level Two AHB Mux (L2MUX) modules instantiated, one for each L2CC master (one for M0 and one for M1), to handle the AHB infrastructure. Each L2MUX will perform address decoding (HSEL generation) to select either the EMI or AHBDIV2 as the target of the requested transaction. The **l2cc_max_only** input (intended to be tied off at the SoC level) will feed into the HSEL logic in the L2MUX. When asserted, **l2cc_max_only** will cause all transactions from the L2CC master ports to be routed only to the MAX. Each L2MUX will also perform the HRDATA muxing and HREADY generation back to the L2CC master port.

38.7.12 AHB Downsizer (AHBDIV2)

The purpose of the AHBDIV2 module is to translate the L2CC master ports' 64-bit data AHB accesses into a 32-bit data AHB access for the MAX. In order to alleviate a critical timing path in the 133 MHz **per_clk** domain, a wait-state is taken on transactions destined for the MAX which immediately follow a previous access to the L2CC0/1 direct connect ports. This wait-state is not observed on designs which chose not to utilize the direct connect ports (**l2cc_max_only**=1).

38.7.13 Multi-Layer 6 X 5 AHB Crossbar Switch (MAX)

The L2CC master ports, the off-platform alternate bus masters, and the ARM1136's P_AHB arbitrates memory and peripherals via a 6X5 Multi-Layer AHB Crossbar switch (a 6x5 MAX). The MAX port connections for the ARM1136 platform are shown in Table 38-4.

Table 38-4. MAX Port Connections

MAX Port Name	AHB Function	ARM1136 Platform Connection
M0	Slave	L2CC Master M0 (through an AHBDIV2)
M1	Slave	L2CC Master M1 (through an AHBDIV2)
M2	Slave	P_AHB
M3	Slave	ALT_BM0
M4	Slave	ALT_BM1
M5	Slave	ALT_BM2

Table 38-4. MAX Port Connections (Continued)

MAX Port Name	AHB Function	ARM1136 Platform Connection
S0	Master	Off Platform AHB-Lite 2.v6
S1	Master	Off Platform AHB-Lite 2.v6
S2	Master	Off Platform AHB-Lite 2.v6
S3	Master	AIPS A and ROMC (ROM Controller)
S4	Master	AIPS B and RAMC (RAM Controller)

NOTE:

In the MAX specification, and on the MAX symbol used on the block diagrams in this document, MAX “master” ports (M0, M1, etc.) are connected to AHB masters. MAX “slave” ports (S0, S1, etc.) are connected to AHB slaves. This convention is the opposite of the L2CC naming convention. L2CC master ports M0 and M1 are true AHB bus masters.

The design of the MAX allows for concurrent transactions to proceed from any slave port to any master port. That is, it is possible for five MAX slave ports to be active at the same time as a result of five independent master requests. If a particular slave port is simultaneously requested by more than one master port, arbitration logic exists in the MAX to allow the higher priority master port to be granted access to the slave, while stalling the other requestor(s) until that transaction has completed. The slave port arbitration schemes supported are fixed, programmable fixed, round-robin, and programmable default parking.

In addition, the MAX contains AHB2.v6 byte strobe generation logic on all alternate bus master ports. This enables AHB2.0 compatible bus masters to be directly connected to the ARM1136 platform’s alternate bus master ports. See Section 38.7.14, “AHB2.v6 Byte Strobe Generation Logic.”

38.7.13.1 MAX AHB Configuration

The MAX on the ARM1136 platform is configured as 6x5 and supports a 32-bit data bus. All master and slave ports are AHB-Lite 2.v6 compatible. All master and slave ports are required to run at the same HCLK frequency (**per_clk**). The maximum frequency of the MAX on the ARM1136 platform is 133 MHz. Slave devices residing on the alternate bus master ports will not be supported.

38.7.13.2 MAX Configuration Registers

The MAX has configuration and control registers accessible via the IP-Bus (AIPS A, on-platform slot #1). Programmable registers exist to control arbitration schemes, bus parking, as well as other crossbar bus switch functionality. A write-block sticky bit is implemented for those applications where it is desirable to prevent changes to the MAX registers after boot.

See the ARM1136 *Multi-Layer AHB Crossbar Switch (MAX) Specification* for more detail.

38.7.14 AHB2.v6 Byte Strobe Generation Logic

All of the ARM1136 platform's AHB interfaces are AHB2.v6 compatible. To support direct connection of AHB2.0 masters to the alternate bus master ports of the platform, the MAX contains logic to generate the byte strobes required by AHB2.v6.

38.7.15 MAX AHB MUX (MAXMUX)

There are two instantiations of the MAXMUX module on the ARM1136 platform. The first instantiation resides on MAX master port M3 and handles the AHB infrastructure for the AIPS A and ROMC modules. In addition, the MAXMUX supports the ROMPATCH over-ride feature for ROM patches. The second MAXMUX instantiation resides on MAX master port M4. It handles the AHB infrastructure for AIPS B and RAMC. Each MAXMUX has a timeout monitor, which is discussed in the next section.

38.7.16 Peripheral Bus Timeout Monitors

The ARM1136 platform's MAX module returns an AHB hresp=ERROR termination status on attempted accesses to undefined regions of memory. Likewise, the AIPS module returns an AHB hresp=ERROR termination status on attempted accesses to unpopulated regions of the peripheral space. The memory controllers (RAMC and ROMC) are, by design, either zero or one wait-state responders. However, the danger still exists that peripherals residing on the AIPS module's (2) IP-Buses could hang up and not properly terminate an access. This could happen even though they may have been programmed in the AIPS module's configuration registers as being populated and enabled. Therefore, the ARM1136 platform supports AHB bus timeout monitors on each AIPS AHB interface. The timeout monitors are implemented in each instantiation of the MAXMUX module. The timeout interval for both modules are set by the **bmon_timeout[1:0]** inputs which should be statically tied off at integration time. The timeout monitors both share a single enable bit in the general purpose register of the CLKCTL module. When the timeout monitors are enabled, an AHB access to either of the AIPS modules that does not terminate within the time it takes for the bus monitor counter to reach zero will be terminated by the timeout monitor in the MAXMUX module. The timeout monitor terminates a "hung" access by forcing an hresp=ERROR and hready termination. The bus timeout clock counts for the **bmon_timeout[1:0]** encodings are shown in Table 38-5.

Table 38-5. Bus Monitor Timeout Interval

bmon_timeout[1:0]	Timeout Interval
00	31 clocks
01	127 clocks
10	511 clocks
11	2047 clocks

NOTE

The ARM1136 platform does not include timeout monitors for MAX ports S0, S1, or S2. Timeout monitors also do not exist for L2CC0 and L2CC1.

38.7.17 ROM Controller (ROMC)

The ARM platform's ROM controller (ROMC) shares MAX master port S3 with the AIPSA module. The ROMC interface is AHB-Lite 2.v6 compatible. The **rom_connect** input on the ARM1136 platform must be tied high if ROM exists on the ROMC interface. The ROMC module supports ROM sizes between 16 Kbytes and 4 Mbytes, in 1-Kbyte increments, by strapping the **rom_size[11:0]** inputs appropriately. Any actual ROM size smaller than 16 Kbytes is not fully supported as it is treated as a 16-Kbyte ROM.

38.7.17.1 ROM Wait State Control

Internal ROM accesses from the ARM1136 and/or the L2CC have significantly better timing than external ROM accesses (via alternate bus masters). For this reason, the platform has two ROM related wait-state control inputs. The **rom_wait_arm11** input should be tied high at integration time if a wait state is required to make read data timing on ROM accesses from the ARM1136 (or L2CC). A separate input, **rom_wait_alt_mstr**, is provided to control ROM wait-states for alternate bus masters. Typically, **rom_wait_arm11** could be tied low (ARM1136 accesses ROM at zero wait-states) while **rom_wait_alt_mstr** could be tied high (more difficult timing on alternate bus masters may require a wait-state on ROM accesses). The implementation uses the **hmaster** encodings to identify the ARM1136/L2CC as the access requester, and is optimized for critical ARM1136 zero-wait state ROM timing.

38.7.17.2 ROM Addressing

The first 16 Kbytes of ROM (secure ROM) is always mapped starting at 0x0000_0000. Supported ROM sizes are from 16 Kbytes to 4 Mbytes, sized in 1-Kbyte increments, based on the **rom_size** inputs. ROM sizes smaller than 16 Kbytes are aliased throughout this 16-Kbyte region. Any ROM larger than 16 Kbytes has the remainder of its space mapped starting at 0x0040_4000 (4 Mbytes + 16-Kbyte boundary). ROM sizes 16 Kbytes and above will not be aliased.

NOTE

The ARM1136 MMU should be used to secure ROM space as desired.

NOTE

The 16 Kbytes of secure ROM space occupying a separate 4-Mbyte space is done to keep the non-secured memory in a different page table. The 16-Kbyte "hole" at the start of the is to keep the addressing of the ROM simple. This makes it easier to meet timing than if the starting address were translated at 0x0040_0000 (it is the same physical ROM used for the 16-Kbyte secure ROM and the remainder of ROM which starts at the 4 Mbyte+16 Kbyte boundary.)

38.7.18 SRAM Controller (RAMC)

The SRAM controller (RAMC) shares MAX port S4 with the AIPSB module. The ram_connect input on the ARM1136 platform must be tied high if RAM exists on the RAMC RAM interface. The RAMC module supports a minimum of 1 Kbyte of RAM and a maximum of 1 Mbyte. Non power-of-two sizes between 1 Kbyte and 1 Mbyte are supported by strapping the ram_size[9:0] inputs, which correspond to

HADDR[19:10]. RAMC address space starts at 0x1000_0000 and ascends to a maximum of 0x100F_FFFF (1MB). RAMC space is aliased between 0x1000_0000 and 0x1FFF_FFFF (a 256-Mbyte region) based on the ram_size inputs.

38.7.18.1 SRAM Wait State Control

Internal RAM accesses from the ARM1136 and/or the L2CC have significantly better timing than external RAM accesses (via alternate bus masters). For this reason, the platform has two RAM related wait-state control inputs. The **ram_read_wait_arm11** input should be tied high at integration time if a wait state is required to make read data timing on RAM accesses from the ARM1136 (or L2CC). A separate input, **ram_wait_alt_mstr**, is provided to control RAM wait-states for alternate bus masters. Typically, **ram_read_wait_arm11** could be tied low (ARM1136 accesses RAM at zero wait-states) while **ram_wait_alt_mstr** could be tied high (more difficult timing for alternate bus masters requires a wait-state on RAM accesses). The solution uses the **hmaster** encodings to identify the ARM1136/L2CC as the access requester, and is optimized for critical ARM1136 zero-wait state RAM timing.

NOTE

The RAM interface timing supports C90LP2 compiled memories up to TBD Kbytes with zero wait-states. It is anticipated that SRAM sizes above TBD Kbytes will require **ram_read_wait_arm11** to be tied high. However, since the actual memory does not reside on the ARM1136 platform, timing closure should be reached at the SoC level before assuming the correct polarity of the **ram_readwait_arm11** tie-off.

All RAM write accesses are zero wait-state. The RAM interface supports single clock-edge non late-write style compiled memories, and implements an internal write buffer to mimic the late-write capability for improved performance. Both polarities of RAM control signals are provided to support Freescale and non-Freescale RAM solutions. The RAMC module also supports a single outstanding AHB 2.v6 exclusive access.

38.7.19 ROM Patch Module (ROMPATCH)

The ROM patch module (ROMPATCH) is used to patch errant ROM code. The registers of the ROMPATCH are programmed by the ARM1136 over the P_AHB. However, the ROM only patches accesses to the ROMC (not accesses to AIPS A, which shares MAX master port S3 with the ROMC module). The ROMPATCH module can be used to patch source code or data tables. The module supports 16 patches. The ROMPATCH module also supports external booting by over-riding the reset vector fetch.

38.7.20 AHB <-> IP-Bus Interface (AIPS)

There are two AIPS modules instantiated in the ARM1136 platform (AIPS A and AIPS B). The AIPS module design supports many configuration options so that it may be reused across multiple systems. This section begins with a short description of the generic AIPS module, followed by specific implementation details of the two AIPS instantiations used in the ARM1136 platform.

38.7.20.1 AIPS Configuration on ARM1136 Platform

This section describes the configuration of both AIPS modules (AIPS A and AIPS B) used within the ARM1136 platform.

- The attributes common to both AIPS modules used in the ARM1136 platform are as follows:
- 32-bit data path.
- Write buffering is disabled.
- Memory map option #1 is used.
- The AIPS_DLY_CYCLE parameter is disabled. No additional one-cycle delay is incurred on initiating reads or buffered writes.
- Support for hmaster ID's 8-15 is enabled

A list of all configuration options for both AIPS modules within the ARM1136 Platform are shown in Table 38-9. The **aips_byte_config[1:0]** inputs support little endian (LE) and big endian word-invariant (BE32) modes.

Table 38-6. aips_byte_config Encoding

aips_byte_config[1:0]	Mode
00	BE8
01	LE
10	Reserved
11	BE32

- When the ARM1136 processor is operating in BE8 mode, the AIPS modules function the same as in LE mode. Software is responsible for any necessary peripheral data alignment requirements in BE8 mode. The **aips_byte_config[1:0]** signals will be tied as follows:
  - **aips*_byte_config[1]** = **cfg_bigend**; (from ARM1136JF-S)
  - **aipsa_byte_config[0]** = **clkctl_gp_ctrl[9]**; (from CLKCTL general purpose reg, reset to "1")
  - **aipsb_byte_config[0]** = **clkctl_gp_ctrl[10]**; (from CLKCTL general purpose reg, reset to "1")

NOTE

Connection of aips*_byte_config[0] on AIPSA and AIPSB to the CLKCTL module's general purpose control register is for flexibility only in case of a possible peripheral endian related bug. The default setting ("1") is the intended use.

- 64-bit data accesses and data accesses which cross a 32-bit boundary are terminated with an error: no module select is asserted.
- Although the AIPS modules on the ARM1136 platform are designed for a 32-bit operation on the IP-Bus side, they support connection of 8 and 16-bit peripherals. However, the AIPS does not support accesses of a larger size than the peripherals maximum width. For example, a 16-bit access to an 8-bit peripheral is not supported by the AIPS. Likewise, a 32-bit access to a 16-bit peripheral is not supported. The AIPS responds with **hresp**=Error for unsupported accesses.

- The Master Privilege Register (MPR) configuration of the AIPS allows the ARM1136JF-S processor to be the default “trusted” master out of reset. All other masters will be non-trusted. The ARM1136 processor can re-program the MPR at any time after reset.
- Table 38-7 shows the default (out-of-reset) privilege configuration of the ARM1136JF-S processor (trusted).

The ARM1136JF-S addresses peripherals using the P_AHB. The peripheral port (P_AHB) is accessed by memory locations whose MMU page table attributes are programmed as Non-Shared Device. To save MMU page tables, a region of memory can be programmed as Non-Shared Device by writing to the Peripheral Port Memory Remap Register (PPMRR) in the ARM1136 CPU. This register is programmed with the peripheral region’s base address and size.

NOTE

For programming PPMRR, see Section 38.9.2, “Peripheral Port Remap Register.” Table 38-7 shows the default (out-of-reset) privilege configuration for all bus masters other than the ARM1136 processor (non-trusted).

Table 38-7. AIPS MPR Reset Configuration for Trusted Master (ARM1136)

Default (Out of Reset) ARM1136JF-S Trusted Master Privileges (hmaster = 4’h1)
Master buffered writes: No buffered writes
Master trusted for reads: Yes—trusted
Master trusted for writes: Yes—trusted
Master privilege level: Supervisor accesses are not downgraded to user accesses

Table 38-8. AIPS MPR Reset Configuration of Non-Trusted Masters

Default (Out of Reset) Non-Trusted Master Privileges (hmaster!= 4’h1)
Master buffered writes: No buffered writes
Master trusted for reads: No—not trusted
Master trusted for writes: No—not trusted
Master privilege level: Supervisor accesses are downgraded to user accesses

NOTE

Legacy AIPI peripherals having a standard 4 Kbyte address space may be aliased throughout the 16-Kbyte standard address space of the AIPS.

Table 38-9. ARM1136P AIPS Configuration

AIPS Parameter	Integration Value	
	AIPSA	AIPSB
DATA_PORT_WIDTH	32	32
AIPS_NO_BUFFERING	1	1
AIPS_MEMMAP	1	1
AIPS_DLY_CYCLE	0	0
MSTR_8_15_PRESENT	1	1
OPACR16_31_PRESENT	0	1
AIPS_REG_XFR_ERR	0	0
ARM11PLAT_TIMEOUT_FIX	1	1
PACR1_PRESENT - PACR6_PRESENT	1	0
PACR7_PRESENT - PACR31_PRESENT	0	0
PACR1_SIZE - PACR31_SIZE	32	32
AIPS Tie Off	**Integration value**	
	AIPSA	**AIPSB**
Reset Configuration - aips_rstcfg	0x0000000007000000	0x0000000007000000
Disable multicycle access - aips_disable_macc	1	1

The number of external peripherals each AIPS module supports is discussed in the following sections. External peripherals should be chosen to reside on AIPS A or AIPS B based on concurrent use case analysis.

See the *AIPS Block Guide V1.1* for more detail.

38.7.20.2 AIPS A Peripheral Support

AIPS A shares the MAX output port S3 with the ROM controller (ROMC). AIPS A is configured to support 16 standard (16 Kbyte) external peripherals, as well as the two global external module enables (31- and 32-Mbyte). AIPS A will also support 6 on-platform peripherals as shown in Table 38-10.

Table 38-10. On-Platform IP-Bus Peripherals (AIPS “A”)

On-Platform Peripheral	AIPS “A” On-Platform Slot
MAX Configuration Registers	1
EVTMON[1]	2
CLKCTL (General Purpose Registers)	3
ETB registers[1]	4

Table 38-10. On-Platform IP-Bus Peripherals (AIPS “A”) (Continued)

On-Platform Peripheral	AIPS “A” On-Platform Slot
ETB Memory[1]	5
ECT[1]	6

[1] Reads of these registers by an alternate bus master while the ARM1136 platform is powered down will return 32’hFFFFFFFF with no wait states and no error response.

38.7.20.3 AIPS B Peripheral Support

AIPS B shares MAX output port S4 with the RAM controller (RAMC). AIPS B is configured to support 32 standard external peripherals, as well as the two global external module enables. AIPS B does not support any on-platform peripherals.

38.7.20.4 Peripheral Summary

Table 38-11. is a summary of the total ARM1136 platform internal (on platform) and external (off platform) peripherals which are supported.

Table 38-11. Summary of ARM1136 Platform Peripheral Support

AIPS Module	# of On Platform Peripherals	# of Off Platform Standard Peripherals (16 Kbyte)	# of Off Platform Global Module Enables (31 Mbyte, 32 Mbyte)
AIPS A	6	16	2
AIPS B	None	32	2
Total	6	48	4

38.7.21 ARM1136 Vectored Interrupt Controller (AVIC)

NOTE

The VIC module is designed by FreeScale and not the VIC provided by ARM Limited.

The ARM1136 Vectored Interrupt Controller (AVIC) hardware exists to prioritize interrupts and to supply the interrupt vector address of the highest priority interrupt to the ARM1136 core automatically via an interrupt sideband bus (the ARM1136 “VIC” interface). The AVIC module has an AHB-Lite interface, and is programmed via the ARM1136’s peripheral AHB bus (P_AHB). The AVIC contains a 63x30 register array to store the vector table.

Synchronization of the VIC interface to the ARM1136 takes place in the ARM1136 itself. This is why the INTSYNCEN and IRQADDRVSYCNEN inputs on the ARM1136 are tied low.

NOTE

The ARM1136 TRM states that the synchronizers in the ARM1136 are bypassed when INTSYNCEN and IRQADDRVSYNCEN are asserted. This is not intuitively obvious from the signal names (one would normally consider synchronization to take place when the signals are asserted since the signals have the SYNCEN suffix attached). The AVIC interface to the ARM1136 is shown in Figure 38-4.



Figure 38-4. The AVIC Module Connected to the ARM1136

38.7.22 Platform Interrupts

The ARM1136 platform interrupt signals are summarized in Table 38-12.

Table 38-12. Summary of ARM1136 Platform Interrupt Support

Signal	Type	Description
a11p_int_b[63:0]	Input	The 64 interrupts routed to the AVIC module.
evtmon_interrupt_b	Output	The L2CC Event Monitor Interrupt
pmu_irq_b	Output	The ARM1136's System Metrics Module Interrupt
ect_irq_b[1:0]	Output	The Cross Trigger's Interrupts

At the SoC level, the four interrupt outputs shown in Table 38-12 must be connected directly or indirectly (shared) to one or more of the **a11p_int_b[63:0]** inputs.

38.7.23 P_AHB Mux (PAHBMUX)

Similar to the L2MUX, the P_AHB Mux (PAHBMUX) module handles the AHB infrastructure for slaves residing on the ARM1136's peripheral AHB (P_AHB). Slaves on the ARM1136's P_AHB include the

AVIC, ROMPATCH, and MAX modules. The PAHBMUX performs address decoding (HSEL generation) for these slaves as well as read data muxing and hready generation.

See the *ARM1136 platform AHB MUXES Specification* for more detail.

38.7.24 Clock Control Module (CLKCTL)

The Clock Control Module (CLKCTL) module performs module level clock gating and provides reset synchronization for peripherals in the peripheral power domain. The CLKCTL module is also a 32-bit peripheral connected to AIPS A's on platform peripheral bus. The IP-Bus slave interface allows access to a general purpose control register and a general purpose status register. The signal interface for the general purpose registers is shown in Figure 38-5. Four of the general purpose control outputs, **clkctl_gp_ctrl[3:0],** are ported to the top-level of the ARM1136 platform. The upper twelve bits, **clkctl_gp_ctrl[15:4]**, are used internally and are not brought to the top-level. All of the general purpose status signals, **clkctl_gp_stat[7:0]**, are ported to the top-level of the ARM1136 platform.



Figure 38-5. CLKCTL General Purpose Register Interface

38.7.25 CLKCTL Registers

The CLKCTL module is connected to IPBus A, slot 3 as a 32-bit peripheral. The registers residing in the CLKCTL module are shown in Table 38-13.

Table 38-13. CLKCTL Registers

AIPSA_ADDR[3:0]	Register Name	Register Definition	Width
5'h00	GP_CTRL	General Purpose Control Register	[15:0]
5'h04	GP_SER	Set Enable Register	[15:0]
5'h08	GP_CER	Clear Enable Register	[15:0]
5'h0C	GP_STAT	General Purpose Status Register	[15:0]
5'h10	L2_MEM_VAL	L2 Data Memory VAL Settings	[11:0]
5'h14	DBG_CTRL1T	Debug Control Register 1	[31:0]
5'h20	PLAT_ID	Platform version ID	[31:8]

38.7.25.1 GP_CTRL, GP_SER, and GP_CER Registers

The GP_CTRL register is a write-read register. All bits in the GP_CTRL are cleared on reset. All bits of the GP_CTRL register may be written concurrently by writing directly to the GP_CTRL register. However, to simplify software (prevent the need for a read-modify-write), a single bit may be set in the GP_CTRL register by writing a one to the relative bit location in the Set Enable Register (GP_SER). Similarly, writing a one to the relative bit location in the Clear Enable Register (GP_CER) clears the associated GP_CTRL bit. Reading the GP_SER or GP_CER registers will return all zeros.

Table 38-14 shows the functions of all bits in the CLKCTL module's general purpose control register.

Table 38-14. CLKCTL General Purpose Control Bit (GP_CTRL) Usage

GP_CTRL Register Bit	Reset Value	Description
[3:0]	0	Driven off-platform for use at SoC level.
[4]	0	When set, will enable the peripheral bus timeout monitors.See 38.7.16/38-15.
[5]	0	When set, this bit will enable clocks to the CTI module. Clocks to the CTI module are automatically issued when a debugger is connected (dbgen asserted). However, if it is desirable to enable cross trigger entry into debug mode prior to connecting a debugger, this bit must be set, and the **disable_trace** input must be negated. This bit should not be set in a non-debug mode environment.
[6]	0	When set, this bit will enable the clocks to the ETB. Clocks to ETB are automatically issued when a debugger is connected (**dbgen** asserted). However if system wants to use the ETB trace buffer as a general purpose memory, this bit must be set, and the **disable_trace** input must be negated. This bit should not be set in a non-debug mode environment if the ETB memory is not going to be used.
[7]	0	When set, enables few core signals (htransi, htransr, htransw, hransp and vfpabusy), to propagate through the platform boundary flip-flop. It also allows **a11p_clk_off** to assert (to allow the SOC to shut off **arm_clk** to the platform) even when the ARM1136 platform debug sticky bit is set, which would normally prevent the **a11p_clk_off** from asserting since **arm_clk** must run for debug activity to occur.
[8]	0	When set, this bit will enable module level clock gating of the L2CC. When low, module level clock gating of the L2CC is disabled.
[9]	1	Connected to AIPS A's aips_byte_config[0] input. The default setting ("1") is the intended use. This control bit is for flexibility only in case of a possible peripheral endian related bug. See 38.7.20.1/38-18.
[10]	1	Connected to AIPS B's aips_byte_config[0] input. The default setting ("1") is the intended use. This control bit is for flexibility only in case of a possible peripheral endian related bug. See 38.7.20.1/38-18.
[11]	0	Not Used

Table 38-14. CLKCTL General Purpose Control Bit (GP_CTRL) Usage (Continued)

GP_CTRL Register Bit	Reset Value	Description
[12]	1	This register bit enables the a11p_clk_off signal in the JSYNC
[15:13]	001	Not Used

38.7.25.2 GP_STAT Register

The GP_STAT register is read only. All bits are cleared on reset. Reading the GP_STAT register while reset is negated will return the values on the ARM1136 platform's **clkctl_gp_stat[15:0]** inputs.

38.7.25.3 L2_MEM_VAL Register

The L2_MEM_VAL register enables the user to modify the default value of the L2 data memory's "VAL" settings. The L2_MEM_VAL register is reset to the values on the **l2_rval_rst[3:0]**, **l2_rval2_rst[3:0]**, and **l2_wval_rst[3:0]** inputs. Subsequent to system reset, this register may be written to change the VAL settings driven to the L2 data memory. The register's bit assignments are shown in Table 38-15.

Table 38-15. L2_MEM_VAL Register Bit Assignments

L2_MEM_VAL Bit	Reset Value	Description
[3:0]	l2_rval_rst[3:0]	These bits are reset to the value of the l2_rval_rst[3:0] platform inputs. The register's outputs are driven directly to the L2 data memory's RVAL inputs. After reset, these bit may be written by the user to modify the reset value.
[7:4]	l2_rval2_rst[3:0]	These bits are reset to the value of the l2_rval2_rst[3:0] platform inputs. The register's outputs are driven directly to the L2 data memory's RVAL2 inputs. After reset, these bit may be written by the user to modify the reset value.
[11:8]	l2_wval_rst[3:0]	These bits are reset to the value of the l2_wval_rst[3:0] platform inputs. The register's outputs are driven directly to the L2 data memory's WVAL inputs. After reset, these bit may be written by the user to modify the reset value.
[12]	l2_val_offset_rst	Controls the VAL_OFFSET parameter in the level 2 cache RAM.
[31:11]	Unimplemented	Unspecified.

38.7.25.4 Debug Control Register

The DBG_CTRL1 register, shown in Table 38-16 is a read-write register. All bits are cleared on reset. This register can be written and read in supervisor mode only. Reads in user mode return all zeroes.

Table 38-16. CLKCTL Debug Control Bit (DBG_CTRL1) Usage

DBG_CTRL Register Bit	Reset Value	Description
[4:0]	0	Not Used
TOMS [5]	0	Controls trigger output multiplexors in the ECTCTI wrapper.

Table 38-16. CLKCTL Debug Control Bit (DBG_CTRL1) Usage

DBG_CTRL Register Bit	Reset Value	Description
[6:7]	0	Not Used
TOMS [11:8]	0	Controls trigger output multiplexors in the ECTCTI wrapper.
TIMS [13:12]	0	Controls trigger input multiplexors in the ECTCTI wrapper.
[15:14]	0	Not Used
TIMS [19:16]	0	Controls trigger input multiplexors in the ECTCTI wrapper.
[23:20]	0	Not Used
EPS [24]	0	ETM11 ext_etm_extin3 Pulse Select
[32:25]	0	Not Used

38.7.25.5 Platform ID Register

The PLAT_ID register, shown in Table 38-17, is read only. All bits are set to an appropriate ID value on reset. Reading the PLAT_ID register while reset is negated returns the values programmed into that particular version of the ARM1136 platform.

Table 38-17. CLKCTL Platform ID (PLAT_ID) Usage

PLAT_ID Register Bit	Reset Value	Description
[7:0]	0000_0000	Not Used
ECO[15:8]	0000_0000	Enumerates ECO changes to the platform
MINOR[23:16]	0000_0000	Enumerates minor changes (bug fixes, I/O changes) to the platform
IMPL[27:24]	0000	Enumerates implementation changes to the platform
SPEC[31:28]	0101	Enumerates major changes (module or architectural) to the platform

38.7.26 JTAG Synchronization Module (JSYNC)

The JTAG Synchronization Module (JSYNC) will synchronize the external JTAG interface to the ARM1136's clock (**arm_clk**). The inputs and outputs of the synchronization circuit will be connected to the JTAG interface on the ARM1136, ETM11, and ETB11 modules. The standard ARM1136 JTAG synchronization circuit will be used. The JSYNC module will also perform any synchronization requirements for CPU domain resets. In addition, the JSYNC module will monitor the ARM1136's DR and DW AHB HADDR[31:28] bits in order to decode the HSELRS1 and HSELRS2 inputs to the L2CC module. These inputs will assert on accesses to the L2CC configuration registers.

The JSYNC also does clock gating for modules in the CPU power domain. Finally the JSYNC block contains a sticky bit that is set whenever the JTAG state machine leaves test logic reset or a debug request is asserted. This sticky bit is cleared with power-on reset or JTAG test. When the sticky bit is set,

a11p_clk_off will not assert when in standbywfi mode unless CLKCTL **gp_ctrl[7]** in clock control module is set.

38.7.27 ARM1136JF-S Embedded Trace Macrocell (ETM11)

The Embedded Trace Module (ETM11) is directly connected to the ARM1136's ETM interface and provides real time trace debug capability. ETM11 is capable of both instruction and data tracing. ETM11 provides a trace protocol that is an integral part of the ARM Real Time Debug solution (*RealView*). Real time tracing is controlled by specifying a set of triggering and filtering resources which include address and data comparators, counters, and sequencers. Figure 38-6 shows the main functional blocks and external interfaces of the ETM11 module.



Figure 38-6. ETM11 Functional Block Diagram

The ETM11 is delivered with a fixed FIFO size (69 bytes) optimized for use with the Embedded Trace Buffer (ETB). The trace data packet width is selectable at 4/8/16/24/32 using the ETM control register. ETM11 supports two data comparators and 4 pairs of address comparators.

Trace port timing is a critical issue and the way in which ARM Ltd. named the port modes is not intuitive. The ETM11 supports only 3 modes: dynamic, 1:2 and 1:4. Dynamic is used for on-chip trace (ETB11). 1:2 and 1:4 modes refer to the traceport data to ARM_CLK ratio, not the ARM_CLK to TRACECLK ratio. The 1:2 mode corresponds to a 1:4 clock ratio; the 1:4 mode corresponds to a 1:8 clock ratio.

The system metrics module within ARM1136 can be used to count events, such as cache hits for example, and indicate such events on the ARM1136's **eventus[19:0]** outputs. The ETM11 can then be configured to monitor these events and use them as additional trace filters. Alternately, the ARM1136 system metrics unit can count the two ETM11 outputs as additional inputs.

See ARM's *ETM11 Technical Reference Manual* and *Embedded Trace Macrocell Architecture Specification* for more detailed information.

38.7.28 Embedded Trace Buffer (ETB11)

The ETB11 module, or Embedded Trace Buffer, stores trace data from the trace port of the ETM11 module. The buffered data can then be accessed via the JTAG interface or through the ETB11's slave interface on the IP-bus. Providing an on-chip buffer alleviates the pin count, bandwidth, and pad design requirements associated with sending trace data to a debugger directly through package pins in a real-time fashion. The ETB11 is designed with a standard compiled RAM interface. The ARM1136 platform has implemented a 4-Kbyte compiled memory for the trace buffer. The 4-Kbyte buffer can be used by the system as a general purpose memory, however the clocks must be manually enabled if the platform is not in debug mode. To simplify Endian issues, the ETB module only supports 32-bit accesses to the 4-Kbyte buffer. The access time of the ETB memory over the IP-bus is 7 per_clks for both writes and reads. The 4-Kbyte ETB memory begins at address 32'h43F1_4000. Figure 38-7 shows a simplified block diagram of the main functional blocks and external interfaces of the ETB11 module.



Figure 38-7. ETB11 Functional Block Diagram

See ARM's *ETB11 Technical Reference Manual* for more detailed information.

38.7.29 Embedded Cross-Trigger (ECT)

The ECT module, or Embedded Cross-Trigger, passes debug events from one processor to another. For example, the ECT can be programmed to allow communication of debug state information from one core to another so that program execution on both processors can be stopped at the same time. The ECT module contains two main components: the CTI (Cross Trigger Interface) unit provides a common programmers model for use by the debug tools, controls the trigger sources, and interfaces to the CTM component. The CTM (Cross Trigger Matrix) combines the trigger requests from the CTI's and broadcasts them to all other CTI's as triggers, enabling one CPU to trigger with another. Figure 38-8 shows a simplified block diagram of the main functional blocks and external interfaces of the ECT module.

38.7.30 ECT Implementation in the ARM1136 Platform

For SoC partitioning reasons, only a single CTI of the ECT module (CTI0) will be instantiated on the platform, as shown in blue shade in Figure 38-8. The full ECT design is shown for completeness and to understand how the ARM1136 platform communicates cross-trigger information with other processors.



Figure 38-8. ECT Functional Block Diagram

See ARM's *ECT Technical Reference Manual* for more detailed information.

38.7.31 Common Platform Design Hierarchy

The first two levels of the ARM11 platform hierarchy, called the **arm11p_platform.v**, is shown in Figure 38-9.



Figure 38-9. Common Platform: arm11p_platform.v Hierarchy

38.7.32 ARM11P_PLATFORM_128K.v

The common **arm11p_platform.v** will be combined with the 128-Kbyte L2 cache data arrays to form the **arm11p_platform_128k.v** deliverable shown in Figure 38-10.



Figure 38-10. The arm11_platform_128k.v Hierarchy

38.8 Security Summary

The ARM1136 platform works in conjunction with a variety of components and mechanisms, some of which are external to the platform, to address security concerns. These are summarized here:

- ARM1136JF-S MMU
- AIPS Peripheral Access Control Registers
- AHB hmaster[3:0] Encoding
- disable_trace input to halt external instruction and data tracing via ETM11
- Secure JTAG (external to platform)
- Security Controller Module (SCC) - external to platform

38.9 System Memory Map

This section provides the ARM1136 platform memory map.

38.9.1 ARM1136 Platform Memory Map

The ARM1136 platform address decoding needs to be very fast in order to meet the aggressive performance goals. Table 38-18 shows a high level view of the platform's memory map. Only the top four address bits are needed for **hsel** decoding.

Table 38-18. ARM1136 Platform High Level Address Map

Addr[31:28]	Size	Usage
0000	256 Mbytes	ROM
0001	256 Mbytes	RAM

Table 38-18. ARM1136 Platform High Level Address Map (Continued)

Addr[31:28]	Size	Usage
0010	256 Mbytes	MAX S0
0011	256 Mbytes	L2CC Configuration Registers
0100	256 Mbytes	AIPS A
0101	256 Mbytes	AIPS B
0110	256 Mbytes	ROMPATCH, AVIC
0111	256 Mbytes	MAX S2
1xxx	2 Gbytes	MAXS1 or L2CC(0 or 1)[1]

[1]If the **l2cc_max_only** input is low, accesses to this region can be steered to either L2CC0 or L2CC1, depending on L2CC internal functionality. If the **l2cc_max_only** input is high, accesses to this region will be steered to the MAX, and NOTE 1. above is applicable.

The detailed memory map is shown in Table 38-19.

Table 38-19. ARM1136 Platform Detailed Memory Map

Address Range	Size	Destination
0x0000_0000 - 0x000F_FFFF	1 Mbytes	ROMC (16 Kbyte Secure ROM[1])
0x0010_0000 - 0x0FFF_FFFF	255 Mbytes	ROMC (transfer error based on ROM_SIZE[2])
0x1000_0000 - 0x1FFF_FFFF	256 Mbytes	RAMC (Aliased based on RAM_SIZE)
0x2000_0000 -0x 2FFF_FFFF	256 Mbytes	MAX S0
0x3000_0000 - 0x3FFF_FFFF	256 Mbytes	L2CC Configuration Registers[3]
0x4000_0000 - 0x41FF_FFFF	32 Mbytes	AIPS A Off platform global module enable #0
0x4200_0000 - 0x43EF_FFFF	31 Mbytes	AIPS A Off platform global module enable #1
0x43F0_0000 - 0x43F0_3FFF	16 Kbytes	AIPS A Control Registers (on platform slot 0)
0x43F0_4000 - 0x43F0_7FFF	16 Kbytes	AIPS A - MAX Registers (on platform slot 1)
0x43F0_8000 - 0x43F0_BFFF	16 Kbytes	AIPS A - EVTMON (on platform slot 2)
0x43F0_C000 - 0x43F0_FFFF	16 Kbytes	AIPS A - CLKCTL (on platform slot 3)
0x43F1_0000 - 0x43F1_3FFF	16 Kbytes	AIPS A - ETB Registers (on platform slot 4)
0x43F1_4000 - 0x43F1_7FFF	16 Kbytes	AIPS A - ETB Memory (on platform slot 5)
0x43F1_8000 - 0x43F1_BFFF	16 Kbytes	AIPS A - ECT CTI0 (on platform slot 6)
0x43F1_C000 - 0x43F2_BFFF	64 Kbytes	Reserved
0x43F2_C000 - 0x43F7_FFFF	336 Kbytes	**Reserved** (AIPS A Unused on platform slots[31:11])
0x43F8_0000 - 0x43FB_FFFF	256 Kbytes	AIPS A Off platform slots [15:0]
0x43FC_0000 -0x43FF_FFFF	256 Kbytes	**Reserved** (Unused AIPS A Off Platform Slots**)**
0x4400_0000 - 0x4FFF_FFFF	192 Mbytes	**Reserved** (Aliased AIPS A Space)
0x5000_0000 - 0x51FF_FFFF	32 Mbytes	AIPS B Off platform global module enable #0

Table 38-19. ARM1136 Platform Detailed Memory Map (Continued)

Address Range	Size	Destination
0x5200_0000 - 0x53EF_FFFF	31 Mbytes	AIPS B Off platform global module enable #1
0x53F0_0000 - 0x53F0_3FFF	16 Kbytes	AIPS B Control Registers (on platform slot 0)
0x53F0_4000 - 0x53F7_FFFF	496 Kbytes	**Reserved** (AIPS B on platform slots [31:1])
0x53F8_0000 - 0x53FF_FFFF	512 Kbytes	AIPS B Off platform slots [31:0]
0x5400_0000 - 0x5FFF_FFFF	192 Mbytes	**Reserved** (Aliased AIPS B Space)
0x6000_0000 - 0x67FF_FFFF	128 Mbytes	ROMPATCH (Aliased throughout the 128-Mbyte region)[4]
0x6800_0000 - 0x6FFF_FFFF	128 Mbytes	AVIC (Aliased throughout the 128-Mbyte region)[5]
0x7000_0000 - 0x7FFF_FFFF	256 Mbytes	MAX S2
0x8000_0000 - 0xFFFF_FFFF	2 Gbytes	MAX S1 or L2CC(0 or 1)[6]

1 A transfer error is asserted on accesses above 0x0000_03FFF.

2 A transfer error is asserted on accesses above the hardware configured size (ROM_SIZE) of the ROM. A transfer error is also asserted between 0x0010_0000 and 0x0040_3FFF.

3 For Alternate Bus Master this area is reserved

4 For Alternate Bus Master this area is reserved

5 For Alternate Bus Master this area is reserved

6 If the **l2cc_max_only** input is low, accesses to this region can be steered to either L2CC0 or L2CC1, depending on L2CC internal functionality. If the **l2cc_max_only** input is high, accesses to this region will be steered to the MAX, and NOTE 1. above is applicable.

38.9.2 Peripheral Port Remap Register

The PPMRR in the ARM1136 CPU, could be programmed to 0x4000_0014 or 0x4000_0015 for the ARM1136 platform. These values corresponds to a base address of 0x4000_0000 with total peripheral region of 512 Mbytes and 1 Gbyte, respectively.

With a 512-Mbyte region separate peripheral page table entries will be needed for the AVIC and ROMPATCH modules as it falls outside of the 0x4000_0000-5FFF_FFFF region defined by the PPMRR=0x4000_0014.

With 1-Gbyte region, 0x4000_0000 - 0x7FFF_FFFF address space will be available for Peripheral Port, which will incorporate ALL peripheral space with the drawback of encompassing MAX port S2 as well. This would work quite well if a peripheral of some sort were residing on MAX port S2. However, it would be a problem if memory was connected to MAX port S2, and it was desirable for it to be cacheable.

Designers should be aware that the L2CC registers are addressed over the L2 interface, not the Peripheral AHB.

38.10 Clocks

The ARM11 platform is divided into 2 clock domains: **arm_clk** and **per_clk**, as shown in Figure 38-11. The ARM11, L2CC, EVTMON, ETM11, ETB11, ECT, and JSYNC modules will run on **arm_clk**, as

shown in red. The rest of the ARM11 platform, including the ARM11 P_AHB and master side of the L2CC, will run at the **per_clk** frequency, as shown in green.



Figure 38-11. ARM11 Platform Clock Domains

38.10.1 Clocking Strategy

The clocking strategy of the ARM11 platform can be summarized by the following bullets:

- The ARM11 platform, in conjunction with an external Clock Control Module (CCM), will support dynamic clock frequency scaling.

- The ARM11 platform will receive two clocks from the CCM: **arm_clk** and **per_clk**.
- The frequencies of **arm_clk** and **per_clk** may be the same, or integer multiples of one another. In all cases, the **arm_clk** and **per_clk** clocks will be rising edge aligned.
- The L2CC slave interface and L2CC memory interface will always run in a 1:1 ratio with respect to **arm_clk**. The L2CC master interface will always run at the **per_clk** frequency.
- Two-level clock gating will be employed.
  - Module level clock gating will be used when possible. A specific module's **per_clk** will be gated off at the top-level by the CLKCTL module when the module is not in use. **arm_clk** gating will be performed by the JSYNC module.
  - Register level clock gating will be used throughout the platform via power compiler.
- Clocks may be turned off for various low-power use cases by an external clock control module.

38.10.2 ARM1136 Power Down Procedures

See the *ARM1136 Technical Reference Manual* chapter 10.

Chapter 39
NAND Flash Controller (NFC)

This chapter describes the NAND Flash controller (NFC) module implemented on this device, and provides information on the following topics:

39.1 Overview

The NFC provides the system’s interface to standard NAND Flash devices, and hides the complexities of accessing the NAND Flash. It provides a glueless interface to 8-bit and 16-bit NAND Flash parts, with page sizes of 512 bytes, 2 Kbytes or 4 Kbytes.

Figure 39-1 shows a block diagram of the NFC, which is composed of various control logic units and a 4.5-Kbyte internal RAM buffer.



Figure 39-1. NAND Flash Controller Block Diagram

39.1.1 Features

The NAND Flash controller (NFC) includes the following features:

- x8/x16 (pin-configurable) NAND Flash interface
- Internal RAM buffer (4 Kbytes + 512 bytes)
  - Can be configured as Boot RAM
  - Operates as a buffer during normal operation
  - Registers and internal RAM buffer are memory-mapped to the same AHB region
- Manual interface with NAND Flash devices

  - Supports all NAND Flash products of up to 64-Kbyte blocks (for instance, NFC supports single-level cell (SLC) NAND Flash devices with 512 bytes per page, 16 Kbytes per block, and memory size up to 8 Gbits)
  - Supports SLC NAND Flash devices with 2 Kbytes per page, 128 Kbytes per block, and memory size up to 64 Gbits
  - Supports multi-level cell (MLC) NAND Flash devices with 4 Kbytes per page, 512 Kbytes per block, and memory size up to 256 Gbits
- Supports MLC NAND with two options for Reed-Solomon error correction (configurable):
  - Corrects four 9-bit symbol errors in 528 bytes (512 main bytes + 16 bytes spare)
  - Corrects eight 9-bit symbol errors in 538 bytes (512 main bytes + 26 bytes spare)
- Advanced high-performance bus (AHB) host interface:
  - Supports read and write bursts
  - Supports 16-bit or 32-bit bus transfers
- Supports DMA requests for page read, section read and other read operations.
- Supports error correction (ECC) mode and ECC mode bypass
- Supports multiple reset (reset of NFC and NAND Flash device)
- Internal boot code loader during power-up provides advanced data protection (can be enabled or disabled)
  - Data protection
  - RAM buffer write-protect mode provides write protection for the lower 2 Kbytes of RAM buffer) (see Section 39.4.3.6, “Controller Status and Result of Flash Operation Register 2 (ECC_STATUS_RESULT2)”).
  - Write-protect mode for NAND Flash devices provides block-based write protection of NAND Flash
- Automatic write protection for RAM buffer and NAND Flash during power-up, in addition to run-time write protection modes for both the RAM buffer and the NAND Flash device.
- Handshaking feature: INT pin indicates ready/busy status of NFC
- Special arbitration logic enables sharing of I/O pins with other memory controllers

39.1.2 Modes of Operation

The NFC has several modes of operation that correspond to different boot, page size, and I/O bus width configurations. The mode of operation is determined by five input signals: NFC_FMS, NF_4K, NF8BOOT, NF16BOOT, NF_16BIT_SEL. See Section 39.5.2, “Modes of Operation,” for more details.

39.2 External Signal Description

This section describes the NFC external signals.

39.2.1 Overview of Signals

The following signals shown in Table 39-1 are used to configure and control the NFC and its attached Flash device.

Table 39-1. NFC Signal Properties

Name	Abbreviation	Function	I/O	Reset
HCLK_IN	—	AHB clock.	I	enable
$\overline{\text{HRESET}}$	—	WARM reset (active low)	I	0
$\overline{\text{IPI\_INT\_NFC}}$	—	NAND Flash controller interrupt	O	1
IPP_FLASH_CLK	—	Clock for the Flash side	I	enable
IPP_NFC_ALE_OUT	ALE#	Flash address latch enable	O	0
IPP_NFC_CE*n*_OUT	CE#	Flash #*n* chip enable (*n* = 0,1,2,3)	O	1
IPP_NFC_CLE_OUT	CLE#	Flash command latch enable	O	0
IPP_NFC_RB_IN	RB	Flash ready/busy	I	1
IPP_NFC_RE_OUT	RE#	Flash read enable	O	1
IPP_NFC_READ_DATA_IN [15:0]	—	NFC data input from the NAND Flash	I	
IPP_NFC_WE_OUT	WE#	Flash write enable	O	1
IPP_NFC_WP_OUT	WP#	Flash write protect	O	1
IPP_NFC_WRITE_DATA_OUT [15:0]	—	NFC data output towards the NAND Flash	O	0000
$\overline{\text{IPP\_RESET}}$	—	Power on reset for booting	I	1
NF_16BIT_SEL	—	Use 8 or 16-bits NAND Flash	I	0
$\overline{\text{NF8BOOT}}$	—	Boot from 8-bit NAND Flash	I	1
NFC_FMS	—	Flash memory select (512-byte / 2-Kbyte page)	I	0
NF_4K	—	Flash device is a 4-Kbyte page device	I	0
$\overline{\text{NF16BOOT}}$	—	Boot from 16-bit NAND Flash	I	1
NF_BOOT_WITH_RESET	—	Perform reset command before boot sequence	I	—

39.2.2 Detailed Signal Descriptions

Table 39-2 gives detailed descriptions of the NFC external signals.

Table 39-2. NFC Detailed Signal Descriptions

Signal (Signal Abbreviation)	I/O	Description
HCLK_IN	I	AHB clock input. This is the clock signal for the NFC, which arrives from the AHB side. Its frequency can be up to 133 MHz.
$\overline{\text{HRESET}}$		Warm reset. This signal produces a warm reset, causing the NFC and the NAND Flash device to cease current operation, and set all internal registers to their default state. See Figure 39-2 for a timing diagram of the reset operation. The AHB bus interface is connected directly to this signal, and will cause a reset immediately when this line goes to low state. Warm reset has no effect on the contents of main/spare area buffers.
$\overline{\text{IPI\_INT\_NFC}}$	O	NFC interrupt. This output is the NFC interrupt, and is asserted to low when an NFC event takes place. In addition, it is asserted to low when any of the following occur: • NAND Flash command input • NAND Flash address input • NAND Flash data input • NAND Flash data output The signal returns to high when basic operation and boot loading is done, or when a warm or hot reset is released.
IPP_FLASH_CLK		This clock signal controls the NAND Flash controller's state machine when interfacing with a NAND Flash device. Maximum supported clock frequency is 50 MHz.
IPP_NFC_ALE_OUT (ALE#)	O	Flash address latch enable. The ALE# output controls the activating path for addresses sent to the address register of NAND Flash (NAND_FLASH_ADD). When active high, addresses are latched into the NAND FC address register of NAND Flash through the I/O ports on the rising edge of the WE# signal.
IPP_NFC_CE*n*_OUT(*n* = 0…3) (CE#)	O	Flash #*n* chip enable (*n* = 0…3). This signal indicates the NAND Flash selection. When the NAND Flash device is in the Busy state, or when the NAND Flash device is accessed, this signal is low.
IPP_NFC_CLE_OUT (CLE#)	O	Flash command latch enable. The CLE# output controls the activating path for commands sent to the command register of NAND Flash (NAND_Flash_CMD). When active high, commands are latched into the command register of NAND Flash through the I/O ports on the rising edge of the IPP_NFC_WE_OUT (WE#) signal.
IPP_NFC_RB_IN (RB)	I	Flash ready/busy. This signal indicates the status of the NAND Flash operation. When low, it indicates that a program, erase, or random read operation of NAND Flash is in process. Upon completion of the process, this signal returns to high state. This signal is connected to an open drain output, via a 100 KΩ pull-up resistor that is outside the external NAND Flash memory device.
IPP_NFC_READ_DATA_IN[15:0]	I	The AHB host uses this 16-bit signal to read data from registers or from internal memory.
IPP_NFC_RE_OUT (RE#)	O	Flash read enable. This output is the NAND Flash device serial data output control. When active, this signal drives the data from the NAND Flash device onto the NAND Flash I/O bus, allowing the NFC to read the data. When reading a burst from the NAND Flash device, this signal increments the NAND Flash internal column address counter by one.

Table 39-2. NFC Detailed Signal Descriptions (Continued)

Signal (Signal Abbreviation)	I/O	Description
IPP_NFC_WE_OUT (WE#)	O	Flash write enable.This output controls writes to the NAND Flash I/O port, thus allowing the NAND Flash device to read data. Commands, address and data are latched on the rising edge of this signal.
IPP_NFC_WP_OUT (WP#)	O	Flash write protect. This signal provides inadvertent program/erase protection during power transitions and is automatically controlled by NFC. This pin status is only active (held low) during power-up.
IPP_NFC_WRITE_DATA_OUT [15:0]	O	The AHB host uses this 16-bit signal to write data to registers or to internal memory.
IPP_RESET_B	I	This input is the power on reset (POR) signal in the NFC. When asserted, a POR takes place.
$\overline{\text{NF8BOOT}}$, $\overline{\text{NF16BOOT}}$, NF_16BIT_SEL		The $\overline{\text{NF8BOOT}}$ and $\overline{\text{NF16BOOT}}$ are boot signals that determine whether the chip will boot from the NAND Flash device. They are also used to control the external bus width of the NAND Flash (8 bit or 16 bit). If either of the boot inputs is asserted (that is, either $\overline{\text{NF8BOOT}}$ or $\overline{\text{NF16BOOT}}$ is low) at System Power-On reset (IPP_RESET_B rising edge), a 4-Kbyte boot code is copied from the NAND Flash device to the RAM buffer. If neither of the two boot signals are asserted, then the input signal NF_16BIT_SEL is read to help determine the operating mode of the NFC. See Section 39.5.2, “Modes of Operation” for more details. **Note:** The boot signals should remain at the same value before and after the boot process.
NF_BOOT_WITH_RESET	I	Perform a reset command (0xFF), before automatic boot load.
NFC_FMS, NF_4K	I	Flash memory select. The NFC_FMS and NF_4K signals indicates the size of the NAND Flash page (512 bytes, 2 Kbytes, or 4Kbytes). 00 NAND Flash page size is 512 bytes. 10 NAND Flash page size is 2 Kbytes. 01 NAND Flash page size is 4 Kbytes. 11 NAND Flash page size is 4 Kbytes.



Figure 39-2. Reset Operation Timing

39.3 NFC Buffer Memory Space

Table 39-3 shows the organization of the buffer memory space in the NFC.

Table 39-3. Data (Buffer) Organization in Memory

Address	Use	Access
0x0000–0x01FE	Main area buffer 0	R/W
0x0200–0x03FE	Main area buffer 1	R/W
0x0400–0x05FE	Main area buffer 2	R/W
0x0600–0x07FE	Main area buffer 3	R/W
0x0800–0x09FE	Main area buffer 4	R/W
0x0A00–0x0BFE	Main area buffer 5	R/W
0x0C00–0x0DFE	Main area buffer 6	R/W
0x0E00–0x0FFE	Main area buffer 7	R/W
0x1000–0x103E	Spare area buffer 0	R/W
0x1040–0x107E	Spare area buffer 1	R/W
0x1080–0x10BE	Spare area buffer 2	R/W
0x10C0–0x10FE	Spare area buffer 3	R/W
0x1100–0x113E	Spare area buffer 4	R/W
0x1140–0x117E	Spare area buffer 5	R/W
0x1180–0x11BE	Spare area buffer 6	R/W
0x11C0–0x11FE	Spare area buffer 7	R/W
0x1200–0x1BFE	Reserved	—
0x1E00–0x1E1C	Registers	R/W

39.3.1 Main and Spare Area Buffers

The main area buffer is a general data block. The spare area buffer is used for a variety of functions, including error correction. All spare area buffers 0–7 have the same organization, which is shown in Table 39-4. The host can use all of the spare area except for the area occupied by the ECC code: so for example, the AHB host can write data to a reserved area of the spare area buffer during a program operation.

Table 39-4. Spare Area Buffer Organization

Spare Buffer Base Address Offset	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
0x1000	2nd logical sector number (LSN)								1st logical sector number (LSN)							
0x1002	1st wrap count (WC)[1]								3rd logical sector number (LSN)							
0x1004	Bad block information (BI)								2nd wrap count (WC)[1]							

Table 39-4. Spare Area Buffer Organization (Continued)

Spare Buffer Base Address Offset	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
0x1006	RS ECC code for main and spare area data (1st)								Reserved							
0x1008	RS ECC code for main and spare area data (3rd)								RS ECC code for main and spare area data (2nd)							
0x100A	RS ECC code for main and spare area data (5th)								RS ECC code for main and spare area data (4th)							
0x100C	RS ECC code for main and spare area data (7th)								RS ECC code for main and spare area data (6th)							
0x100E	RS ECC code for main and spare area data (9th)								RS ECC code for main and spare area data (8th)							
0x1010	RS ECC code for main and spare area data (11th)								RS ECC code for main and spare area data (10th)							
0x1012	RS ECC code for main and spare area data (13th)								RS ECC code for main and spare area data (12th)							
0x1014	RS ECC code for main and spare area data (15th)								RS ECC code for main and spare area data (14th)							
0x1016	RS ECC code for main and spare area data (17th)								RS ECC code for main and spare area data (16th)							
0x1018	Reserved								RS ECC code for main and spare area data (18th)							
0x101A–0x103E	Reserved															

[1] Wrap count and other bytes have the same wrap count information, and are used as error correction for wrap count itself.

39.4 Memory Map and Register Definitions

This section includes the module memory map and detailed descriptions of all registers. For the base address of a particular module instantiation, see the system memory map.

39.4.1 Memory Map

Table 39-5 shows the NFC memory map.

Table 39-5. NFC Module Register Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x1E00	Reserved	—	—	—
0x1E02	Reserved	—	—	—
0x1E04 (RAM_BUFFER_ADDRESS)	RAM buffer address register	R/W	0x0000_0000	39.4.3.1/39-12
0x1E06 (NAND_FLASH_ADDR)	NAND Flash address register	R/W	0x0000_0000	39.4.3.2/39-13
0x1E08 (NAND_FLASH_CMD)	NAND Flash command register	R/W	0x0000_0000	39.4.3.3/39-13
0x1E0A (NFC_CONFIGURATION)	NFC internal buffer lock control register	R/W	0x0000_0001	39.4.3.4/39-14
0x1E0C (ECC_STATUS_RESULT1)	RS ECC status register 1	Read-only	0x0000_0000	39.4.3.5/39-14
0x1E0E (ECC_STATUS_RESULT2)	RS ECC status register 2	Read-only	0x0000_0000	39.4.3.6/39-15
0x1E10 (SPAS)	Spare only size register	R/W	0x0000_0000	39.4.3.7/39-16
0x1E12 (NF_WR_PROT)	NAND Flash write protection register	R/W	0x0000_0002	39.4.3.8/39-16
0x1E14	Reserved	—	—	—
0x1E16	Reserved	—	—	—
0x1E18 (NAND_FLASH_WR_PR_ST)	NAND Flash write protection status register	R/W	0x0000_0492	39.4.3.9/39-17
0x1E1A (NAND_FLASH_CONFIG1)	NAND Flash operation configuration register 1	R/W	0x0000_0c0a	39.4.3.10/39-19
0x1E1C (NAND_FLASH_CONFIG2)	NAND Flash operation configuration register 2	R/W	0x0000_0000	39.4.3.11/39-21
0x1E20 (UNLOCK_START_BLK_ADD0)	Address to unlock in write protection mode—start register 0	R/W	0x0000_0000	39.4.3.12/39-22
0x1E22 (UNLOCK_END_BLK_ADD0)	Address to unlock in write protection mode—end register 0	R/W	0x0000_0000	39.4.3.13/39-23
0x1E24 (UNLOCK_START_BLK_ADD1)	Address to unlock in write protection mode—start register 1	R/W	0x0000_0000	39.4.3.12/39-22
0x1E26 (UNLOCK_END_BLK_ADD1)	Address to unlock in write protection mode—end register 1	R/W	0x0000_0000	39.4.3.13/39-23

Table 39-5. NFC Module Register Memory Map (Continued)

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x1E28 (UNLOCK_START_BLK_ADD2)	Address to unlock in write protection mode—start register 2	R/W	0x0000_0000	39.4.3.12/39-22
0x1E2A (UNLOCK_END_BLK_ADD2)	Address to unlock in write protection mode—end register 2	R/W	0x0000_0000	39.4.3.13/39-23
0x1E2C (UNLOCK_START_BLK_ADD3)	Address to unlock in write protection mode—start register 3	R/W	0x0000_0000	39.4.3.12/39-22
0x1E2E (UNLOCK_END_BLK_ADD3)	Address to unlock in write protection mode—end register 3	R/W	0x0000_0000	39.4.3.13/39-23

39.4.2 Register Summary

Figure 39-3 shows the key to the register fields and Table 39-6 shows the register figure conventions.



Figure 39-3. Key to Register Fields

Table 39-6. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 39-7 shows the NFC register summary.

Table 39-7. NFC Register Summary

Name		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1E04 (RAM_BUFFER_ADDRESS)	R	0	0	0	0	0	0	0	0	0	0	ACTIVE_CS		0	RBA		
	W																
0x1E06 (NAND_FLASH_ADDR)	R	ADDR															
	W																
0x1E08 (NAND_FLASH_CMD)	R	CMD															
	W																
0x1E0A (NFC_CONFIGURATION)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	BLS	
	W																
0x1E0C (ECC_STATUS_RESULT1)	R	NOSER4				NOSER3				NOSER2				NOSER1			
	W																
0x1E0E (ECC_STATUS_RESULT2)	R	NOSER8				NOSER7				NOSER6				NOSER5			
	W																
0x1E10 (SPAS)	R	0	0	0	0	0	0	0	0	SPAS							
	W																
0x1E12 (NF_WR_PROT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	WPC		
	W																
0xBASE_1E14 (Reserved)	R	Reserved															
	W																
0xBASE_1E16 (Reserved)	R	Reserved															
	W																
0x1E18 (NAND_FLASH_WR_PR_ST)	R	0	0	0	0	US3	LS3	LTS3	US2	LS2	LTS2	US1	LS1	LTS1	US0	LS0	LTS0
	W																
0x1E1A (NAND_FLASH_CONFIG1)	R	0	0	0	0	FP_INT	PPB		SYM	NF_CE	NFC_RST	NF_BIG	INT_MSK	ECC_EN	SP_EN	dma_mode	ECC_MODE
	W																
0x1E1C (NAND_FLASH_CONFIG2)	R	INT	0	0	0	0	0	0	0	0	0	FDO			FDI	FADD	FCMD
	W																
0x1E20 (UNLOCK_START_BLK_ADD0)	R	USBA0															
	W																
0x1E22 (UNLOCK_END_BLK_ADD0)	R	UEBA0															
	W																

Table 39-7. NFC Register Summary (Continued)

Name		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1E24 (UNLOCK_START_BLK_ADD 1)	R	USBA1															
	W																
0x1E26 (UNLOCK_END_BLK_ADD1)	R	UEBA1															
	W																
0x1E28 (UNLOCK_START_BLK_ADD 2)	R	USBA2															
	W																
0x1E2A (UNLOCK_END_BLK_ADD2)	R	UEBA2															
	W																
0x1E2C (UNLOCK_START_BLK_ADD 3)	R	USBA3															
	W																
0x1E2E (UNLOCK_END_BLK_ADD3)	R	UEBA3															
	W																

39.4.3 Register Descriptions

39.4.3.1 RAM Buffer Address Register (RAM_BUFFER_ADDRESS)

RBA specifies which part of the RAM buffer is transferred to/from Flash memory. The bit assignments for the register are shown in Figure 39-4 and the field descriptions are shown in Table 39-10.

Offset 0x1E04 (RAM_BUFFER_ADDRESS) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	ACTIVE_CS		0	RBA		
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-4. RAM Buffer Address Register

Table 39-8. RAM Buffer Address Field Descriptions

Field	Description
15–6	Reserved, read as 0
5–4 ACTIVE_CS	Active chip select. Defines the chip-select line to be asserted during any NAND operation. For example, if ACTIVE_CS is set to 0b01, then all NFC operations are executed to chip select 1 (ipp_nfc_ce1_out) 00 - chip select 0 is active 01 - chip select 1 is active 10 - chip select 2 is active 11- chip select 3 is active

Table 39-8. RAM Buffer Address Field Descriptions

Field	Description
3	Reserved, read as 0
2–0 RBA	RAM buffer address. Specifies the RAM buffer number to use for data transfers to or from the NAND Flash device. 0000 1st internal RAM buffer 0001 2nd internal RAM buffer 0010 3rd internal RAM buffer 0011 4th internal RAM buffer 0100 5th internal RAM buffer 0101 6th internal RAM buffer 0110 7th internal RAM buffer 0111 8th internal RAM buffer

39.4.3.2 NAND Flash Address Register (NAND_FLASH_ADDR)

The NAND Flash address (NAND_FLASH_ADDR) register is a read-write register containing the address of the NAND Flash device that will be read, programmed or erased. The address in the NAND_FLASH_ADD register is written to the Flash device. The bit assignments for the register are shown in Figure 39-5 and the field descriptions are shown in Table 39-9.

Offset 0x1E06 (NAND_FLASH_ADDR) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ADDR															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-5. NAND Flash Address Register

Table 39-9. NAND Flash Address Register Field Description

Field	Description
15–0 ADDR	NAND Flash address. NAND Flash address which will be read, programmed or erased. This address is written to the NAND Flash device.

39.4.3.3 NAND Flash Command Register (NAND_FLASH_CMD)

The bit assignments for the register are shown in Figure 39-6 and the field descriptions are shown in Table 39-10.

Offset 0x1E08 (NAND_FLASH_CMD) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	CMD															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-6. NAND_FLASH_CMD Register

Table 39-10. NAND_FLASH_CMD REGISTER Field Description

Field	Description
15–0 CMD	NAND Flash command. This field contains the CMD that is written to the NAND Flash device.

39.4.3.4 NFC Internal Buffer Lock Control Register (NFC_CONFIGURATION)

The bit assignments for the register are shown in Figure 39-7 and the field descriptions are shown in Table 39-11.

Offset 0x1E0A (NFC_CONFIGURATION) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	BLS	
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 39-7. NFC_CONFIGURATION Register

Table 39-11. NFC_CONFIGURATION Register Field Descriptions

Field	Description
15–2	Reserved
1–0 BLS	Buffer lock set. This field specifies the buffer lock status of first four sections of the internal buffer. The other four sections are always unlocked.(for more details see section Section 39.6.4, “Write Protection Operation”) 00 Locked 01 Locked (default) 10 Unlocked 11 Locked

39.4.3.5 Controller Status and Result of Flash Operation Register 1 (ECC_STATUS_RESULT1)

The fields in this register shows the number of symbol errors for the first four sections of 528/538 bytes of data (including 512 bytes of main data plus 16/26 bytes of spare data, depending on the setting of the ECC_MODE bit in the NAND_FLASH_CONFIG1 register) as a result of the RS ECC check. The bit assignments for the register are shown in Figure 39-8 and the field descriptions are shown in Table 39-12.

Offset 0x1E0C (ECC_STATUS_RESULT1) Access: User read-only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	NOSER4				NOSER3				NOSER2				NOSER1			
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-8. ECC_STATUS_RESULT1 Register

Table 39-12. ECC_STATUS_RESULT1 Register Field Descriptions

Field	Description
15–12 11–8 7–4 3–0 NOSER*n* (*n* = 4,3,2,1)	Number of symbol errors for *n*'th section of the internal RAM (528 or 538 bytes, depending on the setting of the ECC_MODE bit in the NAND_FLASH_CONFIG1 register). These fields shows the number of symbols with errors in 512 bytes main data plus 16/26 bytes spare data (528/538 bytes total) as a result of the RS ECC check upon read. For the entire 528/538 bytes the number of correctable symbols is 4/8, depending on ECC_MODE. 0000 No error 0001–1000Indicates the number of symbol errors (correctable error) 1111 Unknown number of errors (uncorrectable error) Others Reserved

39.4.3.6 Controller Status and Result of Flash Operation Register 2 (ECC_STATUS_RESULT2)

The fields in this register shows the number of symbol errors for the last four data sections of 528/538 bytes (including 512 bytes of main data plus 16/26 bytes of spare data, depending on the setting of the ECC_MODE bit in the NAND_FLASH_CONFIG1 register) as a result of the RS ECC check. Figure 39-9 shows the bit assignments for the register, and Table 39-13 shows the field descriptions.

Offset 0x1E0E (ECC_STATUS_RESULT2) Access: User read-only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	NOSER8				NOSER7				NOSER6				NOSER5			
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-9. ECC_STATUS_RESULT2 Register

Table 1. ECC_STATUS_RESULT2 Field Descriptions

Field	Description
15–12 11–8 7–4 3–0 NOSER*n* (*n* = 8,7,6,5)	Number of symbol errors for *n*'th section of the internal RAM (528 or 538 bytes, depending on the setting of the ECC_MODE bit in the NAND_FLASH_CONFIG1 register). These fields shows the number of symbols with errors in 512 bytes main data plus 16/26 bytes spare data (528/538 bytes total) as a result of the RS ECC check upon read. For the entire 528/538 bytes the number of correctable symbols is 4/8, depending on ECC_MODE. 0000 No error 0001–1000Indicates the number of symbol errors (if errors are correctable) 1111 Unknown number of errors (uncorrectable error) Others Reserved

39.4.3.7 Spare Area Size Register (SPAS)

This register specifies the total size (in 16-bit half-words) for the spare area of the NAND device.The bit assignments for the register are shown in Figure 39-10, and the field descriptions are shown in Table 39-13.

Offset 0x1E10 (SPAS) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	SPAS							
W																
RESET	0	0	0	0	0	0	0	0	0	1	1	0	1	1	0	1

Figure 39-10. Spare Area Size Register

Table 39-13. Spare Area Size Register Description

Field	Description
15–8	Reserved
7–0 SPAS	Spare area size. This field specifies the total size (in 16-bit half-words) of the spare area for the NAND device. The size refers to a full page: for example, SPAS should be set to 64 for a 2 Kbyte SLC device.

39.4.3.8 NAND Flash Write Protection Register (NF_WR_PROT)

This register specifies the protection command (LOCK, UNLOCK, or LOCK TIGHT) performed by the NFC.The bit assignments for the register are shown in Figure 39-11, and the field descriptions are shown in Table 39-14.

Offset 0x1E12 (NF_WR_PROT) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	WPC		
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Figure 39-11. NAND Flash Write Protection Register

Table 39-14. NAND Flash Write Protection Register Field Descriptions

Field	Description
15–3	Reserved
2–0 WPC	Write protection command. This command field specifies the write-protect operation that the NFC performs. The command is performed on the protection mechanism of the chip-select that is configured in the ACTIVE_CS field. For example, if ACTIVE_CS = 0b01, then writing to WPC will change the state of LTS1, US1 and LS1. 100 Unlock NAND Flash blocks according to the block address range specified in the UNLOCK_START_BLK_ADD*n* and UNLOCK_END_BLK_ADD*n* registers, where *n* refers to the value of ACTIVE_CS. 010 Lock all NAND Flash blocks 001 Lock-tight locked blocks (see also Section 39.6.4, “Write Protection Operation”)

39.4.3.9 NAND Flash Write Protection Status Register (NAND_FLASH_WR_PR_ST)

This register is a status register which reads the NAND Flash write protection status (lock, unlock or lock tight) for each of the four chip selects. The write protection mechanism is the same for each chip select. The bit assignments for the register are shown in Figure 39-12 and the field descriptions are shown in Table 39-15.

Offset 0x1E18 (NAND_FLASH_WR_PR_ST) Access: User read-only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	US3	LS3	LTS3	US2	LS2	LTS2	US1	LS1	LTS1	US0	LS0	LTS0
W																
RESET	0	0	0	0	0	1	0	0	1	0	0	1	0	0	1	0

Figure 39-12. NAND_FLASH_WR_PR_ST Register

Table 39-16 shows the write protect modes associated with different US*n*, LS*n*, and LTS*n* settings.

Table 39-15. NAND_FLASH_WR_PR_ST Register Field Descriptions

Field	Description
15–12	Reserved
11 US3	Unlocked status. This bit indicates whether there are any unlocked blocks in the NAND Flash that is connected to chip select 3. This bit is updated every time a command is issued to the NAND Flash. 0 There are no unlocked blocks in NAND Flash 1 There are unlocked block(s) in NAND Flash
10 LS3	Locked status. This bit indicates whether there are any locked blocks in the NAND Flash that is connected to chip select 3. This bit is updated every time a command is issued to the NAND Flash. 0 There are no locked blocks in NAND Flash 1 There are locked block(s) in NAND Flash

Table 39-15. NAND_FLASH_WR_PR_ST Register Field Descriptions (Continued)

Field	Description
9 LTS3	Lock-tight status: Indicates if any of the locked block(s) of the NAND connected to chip select 3 is (are) have a lock-tight status. This bit is updated every time a command is issued to the NAND Flash. 0 Locked block(s) is (are) not lock-tight 1 Locked block(s) is (are) lock-tight
8 US2	Unlocked status. This bit indicates whether there are any unlocked blocks in the NAND Flash that is connected to chip select 2. This bit is updated every time a command is issued to the NAND Flash. 0 There are no unlocked blocks in NAND Flash 1 There are unlocked block(s) in NAND Flash
7 LS2	Locked status. This bit indicates whether there are any locked blocks in the NAND Flash that is connected to chip select 2. This bit is updated every time a command is issued to the NAND Flash. 0 There are no locked blocks in NAND Flash 1 There are locked block(s) in NAND Flash
6 LTS2	Lock-tight status: Indicates if any of the locked block(s) of the NAND connected to chip select 2 is (are) have a lock-tight status. This bit is updated every time a command is issued to the NAND Flash. 0 Locked block(s) is (are) not lock-tight 1 Locked block(s) is (are) lock-tight
5 US1	Unlocked status. This bit indicates whether there are any unlocked blocks in the NAND Flash that is connected to chip select 1. This bit is updated every time a command is issued to the NAND Flash. 0 There are no unlocked blocks in NAND Flash 1 There are unlocked block(s) in NAND Flash
4 LS1	Locked status. This bit indicates whether there are any locked blocks in the NAND Flash that is connected to chip select 1. This bit is updated every time a command is issued to the NAND Flash. 0 There are no locked blocks in NAND Flash 1 There are locked block(s) in NAND Flash
3 LTS1	Lock-tight status: Indicates if any of the locked block(s) of the NAND connected to chip select 1is (are) have a lock-tight status. This bit is updated every time a command is issued to the NAND Flash. 0 Locked block(s) is (are) not lock-tight 1 Locked block(s) is (are) lock-tight
2 US0	Unlocked status. This bit indicates whether there are any unlocked blocks in the NAND Flash that is connected to chip select 0. This bit is updated every time a command is issued to the NAND Flash. 0 There are no unlocked blocks in NAND Flash 1 There are unlocked block(s) in NAND Flash

Table 39-15. NAND_FLASH_WR_PR_ST Register Field Descriptions (Continued)

Field	Description
1 LS0	Locked status. This bit indicates whether there are any locked blocks in the NAND Flash that is connected to chip select 0. This bit is updated every time a command is issued to the NAND Flash. 0 There are no locked blocks in NAND Flash 1 There are locked block(s) in NAND Flash
0 LTS0	Lock-tight status: Indicates if any of the locked block(s) of the NAND connected to chip select 0 is (are) have a lock-tight status. This bit is updated every time a command is issued to the NAND Flash. 0 Locked block(s) is (are) not lock-tight 1 Locked block(s) is (are) lock-tight

Table 39-16. Write Protect Modes

State	Status Bit Settings (US, LS, LTS)
Lock—All blocks are locked.	010
Unlock-lock—There are both locked and unlocked blocks.	110
Unlock-lockt—There are unlocked blocks. Cannot change to another state	101
Lockt—All blocks are locked, and cannot change to another state	001

39.4.3.10 NAND Flash Operation Configuration Register (NAND_FLASH_CONFIG1)

This register is a configuration register for the NAND Flash device to control the ECC enable or disable, mask interrupt. The bit assignments for the register are shown in Figure 39-13 and the field descriptions are shown in Table 39-17

Offset 0x1E1A (NAND_FLASH_CONFIG1) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	FP_INT	PPB		SYM	NF_CE	NFC_RST	NF_BIG	INT_MSK	ECC_EN	SP_EN	DMA_MODE	ECC_MODE
W																
RESET	0	0	0	0	1	1	0	0	0	0	0	0	1	0	1	0

Figure 39-13. NAND_FLASH_CONFIG1 Register

Table 39-17. NAND_FLASH_CONFIG1 Register Field Descriptions

Field	Description
15–11	Reserved
11 FP_INT	Full page interrupt. By default NFC generates an interrupt (during program,/read) after each section of 512 bytes (plus accompanied spare bytes). If this bit is set, then the interrupt will be generated only after the whole page was read/programmed. This bit affects the interrupt only during read or program of a full page. 0 - NFC generates interrupt after each section of 512 bytes plus 16/26 spare bytes (default) 1 - NFC generates interrupt only after the entire read/program operation is complete.
10-9 PPB	Pages per block. Indicates how many pages are in each block of the NAND Flash. 00 - 32 pages per block 01 - 64 pages per block 10 - 128 pages per block 11 - 256 pages per block
8 SYM	1 Enable one Flash clock cycle per access of RE# and WE#, (symmetric mode). 0 Enable two Flash clock cycles per access of RE# and WE#, (asymmetric mode). See timing diagrams in Section 39.6.3, “Symmetric Mode—One Flash Clock Cycle per Input or Output Data Cycle.”
7 NF_CE	NAND Flash force CE. Setting this bit to 1 forces the CE# signal to the NAND Flash device to 0. This bit allows a greater range of support for new NAND Flash devices. 0 CE# signal operates normally 1 CE# signal is forced to 0
6 NFC_RST	NFC reset. This bit resets the NFC state machine. This bit should be used when issuing reset command to the NAND Flash device during operation. This bit is self-cleared, and resets also NF_BIG, INT_MSK and SP_EN. 0 Do not reset the NFC state machine 1 Reset the NFC state machine
5 NF_BIG	NAND Flash big-endian mode. This bit enables big-endian mode when writing from internal RAM to the NAND Flash device or reading from NAND Flash device to internal RAM. 0 Little-endian mode 1 Big-endian mode
4 INT_MSK	Mask interrupt bit. This bit enables the interrupt by masking or not masking the interrupt bit. 0 Mask interrupt is disabled (interrupt enabled) 1 Mask interrupt is enabled (interrupt disabled)
3 ECC_EN	ECC operation enable. This bit determines whether ECC operation is executed or bypassed 0 ECC operation is bypassed 1 ECC operation is executed
2 SP_EN	NAND Flash spare enable. This bit determines whether host reads/writes are to NAND Flash spare data only or NAND Flash main and spare data. This feature is supported only with memories with 1/2K page size. Note: There is no ECC in this mode of operation. 0 NAND Flash main and spare data is enabled 1 NAND Flash spare only data is enabled

Table 39-17. NAND_FLASH_CONFIG1 Register Field Descriptions (Continued)

Field	Description
1 DMA_MODE	This bit defines the DMA_REQ signal mode of operation during a page read. DMA_REQ can be asserted after every section of the page is read (main + relevant part of the spare), or only at the end of the page read. Other read operations that assert dma_req are not affected by this bit, 0 — DMA_REQ is asserted after each section is read out. 1 — DMA_REQ is asserted only at the end of a page read.
0 ECC_MODE	This bit selects the ECC capabilities. Error correction mechanism can fix 4-symbol errors or 8-symbol errors. In 4-bit ECC mode, the NFC uses 16 bytes of spare area for every 512 bytes section of the NAND device (7 bytes for user-specific application and 9 bytes for the ECC). In 8-bit ECC mode, the NFC uses 26 bytes of spare area for every 512 bytes section of the nand device (7 bytes for user-specific application, 18 bytes for the ECC and 1 reserved byte). To use 8-symbol ECC mode, you must have a NAND device that has at least 26 bytes of spare area for every 512 B main section. 0 — 8-symbol error correction (reset value). 1 — 4-symbol error correction

39.4.3.11 NAND Flash Operation Configuration 2 (NAND_FLASH_CONFIG2)

This register controls the NAND Flash signals (CLE, ALE, WE, RE, CE) and sets the interrupt after command completion. The bit assignments for the register are shown in Figure 39-14 and the field descriptions are shown in Table 39-18.

Offset 0x1E1C (NAND_FLASH_CONFIG2) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	INT	0	0	0	0	0	0	0	0	0	FDO			FDI	FADD	FCMD
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-14. NAND_FLASH_CONFIG2 Register

Table 39-18. NAND_FLASH_CONFIG2 Register Field Descriptions

Field	Description
15 INT	Interrupt. This field determines the state of the interrupt output of the NAND Flash controller. It is set by the controller when a basic operation is done. It can also be written to by the host. 0 Basic operation or boot loading is still running 1 Basic operation or boot loading is done. **Note:** This bit resets to 0, but soon after power-up it will change to 1. When booting from NAND Flash, the INT bit will change from 0 to 1 after the boot code has been transferred. For more information, see Section 39.5.2, "Modes of Operation."
14–6	Reserved
5–3 FDO	NAND Flash data output. This bit enables NAND Flash data output. The bit is automatically cleared when the operation is completed. 001 One page data out[1] 010 NAND Flash ID data out 100 NAND Flash status register data out **Note:** Only one of the bit fields (FCMD/FADD/FDI/FDO) can be set at any given time.

Table 39-18. NAND_FLASH_CONFIG2 Register Field Descriptions (Continued)

Field	Description
2 FDI	NAND Flash data input. This field enables NAND Flash data input.The bit is automatically cleared when the operation is completed. 0 No NAND Flash data input operation 1 Enable NAND Flash data input operation **Note:** Only one of the bit fields (FCMD/FADD/FDI/FDO) can be set at any given time.
1 FADD	NAND Flash address input. This field enables NAND Flash address input. The bit is automatically cleared when the operation is completed. 0 No NAND Flash address input operation 1 Enable NAND Flash address input operation **Note:** Only one of the bit fields (FCMD/FADD/FDI/FDO) can be set at any given time.
0 FCMD	NAND Flash command input. This field enables the NAND Flash command input. The bit is automatically cleared when the operation is completed. 0 No NAND Flash command input operation 1 Allow NAND Flash command input operation **Note:** Only one of the bit fields (FCMD/FADD/FDI/FDO) can be set at any given time.

[1] Page size is determined by SP_EN register bit (main + spare or spare only).

39.4.3.12 Address to Unlock in Write Protection Mode—Start for Chip Select *n* (UNLOCK_START_BLK_ADD*n*, *n* = 0,1,2,3)

These registers contains the starting address of block memory in the NAND Flash that is unlocked in write protection mode for chip select *n* (*n* = 0,1,2,3). The bit assignments for the registers are shown in Figure 39-15 and the field descriptions are shown in Table 39-19.

Offset 0x1E20 (UNLOCK_START_BLK_ADD0)
0x1E24 (UNLOCK_START_BLK_ADD1)
0x1E28 (UNLOCK_START_BLK_ADD2)
0x1E2C (UNLOCK_START_BLK_ADD3)

Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	USBA0															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-15. UNLOCK_START_BLK_ADD*n* Register

Table 39-19. UNLOCK_START_BLK_ADD*n* Register Field Description

Field	Description
15–0 USBA*n*	Unlock start block address for chip select *n* (*n* = 0,1,2,3). Starting address of block memory in the NAND Flash that is unlocked in write protection mode. For more details on this, see Section 39.6.4.4, “Write Protection Status.”

39.4.3.13 Address to Unlock in Write Protection Mode—End for Chip Select *n* (UNLOCK_END_BLK_ADD*n*, *n* = 0,1,2,3)

Ending address of block memory in the NAND Flash that is unlocked in write protection mode for chip select *n* (*n* = 0,1,2,3). The bit assignments for the registers are shown in Figure 39-16 and the field descriptions are shown in Table 39-20.

Offset 0x1E22 (UNLOCK_END_BLK_ADD0)
0x1E26 (UNLOCK_END_BLK_ADD1)
0x1E2A (UNLOCK_END_BLK_ADD2)
0x1E2E (UNLOCK_END_BLK_ADD3)

Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	UEBA*n*															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 39-16. UNLOCK_END_BLK_ADD*n* Register

Table 39-20. UNLOCK_END_BLK_ADD*n* Register Field Description

Field	Description
15–0 UEBA*n*	Unlock end block address for chip select *n* (*n* = 0,1,2,3). Ending address of block memory in the NAND Flash that is unlocked in write protection mode for chip select *n*. For more details, see Section 39.6.4.4, "Write Protection Status."

39.5 Functional Description

This section provides the functional description for the NAND Flash controller.

39.5.1 Overview

The operation of the NFC begins by the AHB host initiating a read from the NAND Flash device by configuring the controller and then waiting for an interrupt from the NFC. When it receives the interrupt, the NFC inputs a page from the NAND Flash device, and upon completion, generates an interrupt to the AHB host.

When the AHB host receives this interrupt, it reads the content from the internal RAM buffer of the NFC. To complete the operation the AHB host checks the status of the operation by reading the NFC status registers.

The 4-Kbyte RAM buffer is used as the boot RAM during a cold reset (if the system is configured for a boot to be carried out from the NAND Flash device). After the boot procedure completes, the RAM is available as buffer RAM.

In addition, the NAND Flash controller provides an x16 bit and x32 bit interface to the AHB bus on the chip side, and an x8/x16 interface to the NAND Flash device on the external data bus.

39.5.2 Modes of Operation

The NAND FLASH Controller operating modes are described in this section.

The operating mode is determined by five input lines: NFC_FMS, NF_4K, $\overline{\text{NF8BOOT}}$, $\overline{\text{NF16BOOT}}$, NF_16BIT_SEL, as shown in Table 39-21.

The IC can boot from a NAND Flash device if exactly one of the two signals $\overline{\text{NF8BOOT}}$ or $\overline{\text{NF16BOOT}}$ must be low. If both signals are high, a boot from the NAND Flash device does not occur. If both signals are low, the situation is undefined.

The page size of the NAND Flash is determined by the values of NFC_FMS and NF_4K. The NAND Flash is 512 bytes if both NFC_FMS and NF_4K are low, 2 Kbyte if NFC_FMS is high and NF_4K is low, and 4 Kbyte if NFC_FMS is low and NF_4K is high. See the signal description for more information.

When booting from a NAND Flash device, the bus width used corresponds to which of the signals $\overline{\text{NF8BOOT}}$ or $\overline{\text{NF16BOOT}}$ is asserted (low). When not booting from the NAND Flash device, the bus width is determined by the value of the NF_16BIT_SEL signal (0 = 8-bit bus, 1 = 16-bit bus).

Table 39-21. NAND FLASH Controller Operating Modes

NFC_FMS	NF_4K	$\overline{\text{NF8BOOT}}$	$\overline{\text{NF16BOOT}}$	NF_16BIT_SEL	Function
0	0	1	1	0	Do not boot from NAND Flash. NAND Flash is configured to 8-bits I/O bus width and page size is 512 bytes
0	0	1	1	1	Do not boot from NAND Flash. NAND Flash is configured to 16-bits I/O bus width and page size is 512 bytes.
1	0	1	1	0	Do not boot from NAND Flash. NAND Flash is configured to 8-bits I/O bus width and page size 2KB
1	0	1	1	1	Do not boot from NAND Flash. NAND Flash is configured to 16-bits I/O bus width and page size 2KB
0	1	1	1	0	Do not boot from NAND Flash. NAND Flash is configured to 8-bits I/O bus width and page size 4KB
0	1	1	1	1	Do not boot from NAND Flash. NAND Flash is configured to 16-bits I/O bus width and page size 4KB
X	1	1	0	X	Boot from x16 NAND Flash. NAND Flash is configured to 16-bits I/O bus width and page size 4 Kbytes + 218 bytes spare.
X	1	0	1	X	Boot from x8 NAND Flash. NAND Flash is configured to 8-bits I/O bus width and page size 4 Kbyte + 218 bytes spare.
X	X	0	0	X	Not defined (do not use this setting)

39.5.3 Booting From a NAND Flash Device

A Boot from the NAND Flash device only occurs if one of the boot inputs is asserted ($\overline{\text{NF8BOOT}}$ or $\overline{\text{NF16BOOT}}$ is low) at system power-on reset ($\overline{\text{IPP\_RESET}}$ rising edge).

Boot from a NAND Flash device proceeds as follows:

1. The boot loader copies 1 page of 4 Kbytes main data + 218 bytes spare data from the NAND Flash to the NFC internal RAM buffer.
2. There are 5 address latch cycles during the bootloader. This is hard-coded and cannot be modified.
3. There is a read confirm command after the address cycles (0x30)
   - ECC is always calculated for each 512-byte section separately, and not for the whole 4-Kbyte page. Therefore, each 512 bytes of data in the NAND Flash is follow by 26 bytes of spare data (repeated 8 times for the entire 4-Kbyte page).
4. After exiting from reset state, the host reads the code from the NFC's internal RAM buffer.

Figure 39-17 shows boot mode operation from a NAND Flash device.



Figure 39-17. Boot Mode Operation

NOTE

The time it takes the boot copy to load 4 Kbytes is dependent on the NAND device and the frequency of Flash clock. The host must not read the boot code in the RAM buffer (4 Kbytes) until after the boot code copy is completed.

The interrupt signal ($\overline{\text{IPI\_INT\_NFC}}$) goes high to low when the boot code copy is completed, and upon the $\overline{\text{HRESET}}$ rising edge. If $\overline{\text{HRESET}}$ goes low to high before the boot code copy is done, the interrupt signal ($\overline{\text{IPI\_INT\_NFC}}$) goes from high to low as soon as the boot code copy is completed.

The interrupt can be relevant for cases of secured boot (booting from ROM and then enabling the NFC boot).

39.5.4 NAND Flash Control Submodule

The NAND Flash control submodule generates the following control signals:

- CE# (Flash chip enable)
- RE# (Read enable for read operations)
- WE# (Flash write enable)
- CLE# (Flash command latch enable)
- ALE# (Flash address latch enable).

The submodule also monitors the RB (Flash ready/busy indication) signal to check if the NAND Flash is in the middle of an operation.

The ratio of IPP_FLASH_CLK to HCLK frequency is required to be an integer greater than or equal to 2. IPP_FLASH_CLK and HCLK must be synchronous.

The boot loader is part of the NAND Flash control submodule.

For NAND Flash programming or read operations, the RAM buffer address (RBA) field in the RAM_BUFFER_ADDRESS register is set according to page size as follows:

- 512-byte page:

  Every page is written to 512 bytes in the NFC internal RAM buffer. The RBA is chosen to indicate which 512 bytes the page is written to/read from. After the program/read operation is done, RBA remains unchanged.
- 2-Kbyte page:

  In this case, the NFC programs/reads to/from 4 sections of the internal RAM. Legal values of RBA are 0b0000 or 0b0100. After the program/read operation is done, the RBA automatically increments to the next legal value (0b0000 changes to 0b0100, and vice versa)
- 4-Kbyte page:

  In this case, the NFC programs/reads to/from the entire internal RAM. The only legal value of RBA is 0b0000.

The error correcting code (ECC) is always calculated separately for each 512-byte section. See Section 39.5.6, “Reed-Solomon Error Correcting Code Engine (ECC Engine),” for more details.

Figure 39-18, Figure 39-19, and Figure 39-20 show timing diagrams for NAND Flash read, program, and erase operations.



Figure 39-18. Read Operation

Note: ALE can be asserted and negated separately for each address phase.

PAGE PROGRAM OPERATION



Figure 39-19. Program Operation

BLOCK ERASE OPERATION (ERASE ONE BLOCK)



Figure 39-20. Erase Operation

39.5.5 DMA Request Operation

DMA request signal triggers in the following cases:

- After reading a page from the NAND Flash (based on DMA_MODE-bit configuration).
- After read ID operation.
- After reading spare only area.

When asserted, the NFC asserts the DMA_REQ signal for 8 Flash clock cycles, and then it is negated automatically.

39.5.6 Reed-Solomon Error Correcting Code Engine (ECC Engine)

The error correcting code (ECC) engine inside NFC can correct 4 or 8 erroneous 9-bit symbols, depending on the ECC_MODE configuration bit:

- When ECC_MODE = 0, NFC detects and correct up to 8 9-bit symbols per 538 bytes of data (512 bytes main data + 26 bytes spare data). This mode can only be used with devices with sufficient spare area (at least 26 bytes per section).
- When ECC_MODE = 1, NFC detects and correct up to 4 9-bit symbols per 528 bytes of data (512 bytes main data + 16 bytes spare data).

When the NFC accesses the NAND Flash device for a program operation, it generates ECC codes of 9/18 bytes (these bytes will override the corresponding spare area data that is written in the internal RAM). When the NFC accesses the NAND Flash device for a read operation, it performs a RS detection algorithm, which indicates how many symbol errors were detected and corrected.

The ECC code is updated by the NFC automatically. After a read operation, the host can determine the number of errors per 528/538 bytes by reading the status registers ECC_STATUS_RESULT*n*. During a program operation the RS ECC bytes are written to the NAND Flash device, but not to the internal RAM. The host can obtain the ECC from the NAND Flash device spare area.

The ECC is always calculated per 512 bytes. If memory with 2-Kbyte (or 4-Kbyte) page size is used, the ECC is calculated 4 (or 8) times, respectively. NAND Flash with larger page sizes is filled with repeated writes of 512 bytes data followed by spare data:

512 bytes main + spare bytes + 512 bytes main + spare bytes + 512 bytes main + spare bytes + ...

The ECC operation can be bypassed using ECC_EN bit in CONFIG1 register.

The NAND Flash device programming operation proceeds as follows:

1. Write a page of data to the internal RAM.
2. Set RBA (RAM_BUFFER_ADDRESS register) to point to the section in which the data is in.
3. Configure the command and address sequence for program operation.
4. Program one page of data by writing 1 to the FDI bit in NAND_FLASH_CONFIG2 register (the RS ECC code will override the corresponding spare area bytes).

Read sequence:

1. Set RBA to point to the section in which you want the data to be written in the internal RAM.

2. Configure the command and address sequence for read operation.
3. Read 1 page by writing 1 to the FDO field in the NAND_FLASH_CONFIG2 register (the RS algorithm will automatically fix correctable symbol errors).

39.5.7 Address Control Module

The address control module is responsible for address control and generation. The module has the following functions:

- Defines the RAM buffer address generation (RAM buffer address for data in/ data out).
- Generates and takes into account the lock state sequence (see Section 39.6.4, “Write Protection Operation”) and therefore contains the Flash memory lock address comparator, and RAM buffer lock address comparator which are used to determine if this area is protected or not.
- Generates the RAM buffer address for boot load.

39.5.8 RAM Buffer (SRAM)

The internal RAM buffer is a 4608 byte (4.5 Kbyte) single-port RAM buffer which is a synchronous high-performance design. This memory has 1152 32-bit words, from which 1024 words are used for the main buffer and the remaining 128 words are allotted to a spare area that is used for error correction and other applications.

The NFC logically divides the RAM into 8 sections of 512 bytes for main data and 64 bytes for spare data. When reading (or programming) the NAND device, the NFC writes the main data from the NAND device into the main section, and the spare data from the NAND device into the spare section. If the NAND device spare-area is less then 64 bytes per 512 bytes of main data, then, the NFC’s spare-section in the RAM will not be fully utilized, and some data in the spare section will not be valid.

For example, a NAND device with 2 Kbytes of main area and 64 bytes of spare area has 16 bytes of spare area per 512 bytes of main area. In this case, the first 16 bytes of spare area will be located in spare section 1, the next 16 bytes in spare section 2, and so on.)

If a NAND device is used in which the spare area size is not evenly divisible by the number of main sections, then this remainder is located at the last spare section. For example, if a NAND device is used with a 4-Kbyte page and 218 bytes of spare area (27.25 bytes of spare area for each 512 bytes of main area), then the NFC has 26 bytes per section (the largest even number less than 27.25). The remaining 10 bytes of spare area will be added the last spare section, so that the last spare section has 36 bytes.

This memory is used as a boot RAM memory during boot from the NAND Flash device, and as a buffer during normal operation.

39.5.9 Read and Write Control

The read and write control block contains a connection to the internal bus (which is connected to the Internal RAM buffer and the registers).

It is also responsible for RAM buffer Control and Register Control, RAM buffer Lock Control and Address and Data latches.

39.5.10 Data Output Control

This module defines the data output of 16-bits to the internal bus which is driven to the AHB interface. It includes RAM buffer data output, register data output and RAM buffer synchronization for the read mode pipeline.

39.5.11 Host Control

This module defines host control which is connected to the AHB interface though the internal bus. It detects the chip enable signals, controls the reset and output enable signals, and generates the $\overline{\text{SRAM\_WE}}$ signal.

39.5.12 AHB Bus Interface

The AHB bus interface is an adapter between ABMA AHB bus and the internal bus. 16-bit and 32-bit AHB bus widths are supported for both burst and non-burst operation. The internal bus width is 32 bits.

39.5.12.1 Big/Little-Endian Operation

The AHB bus interface supports both big- and little-endian data types. The NFC_ENDIAN pin controls the endian mode. Only the AHB side is controlled by the NFC_ENDIAN pin.

The endianness between the internal RAM and external NAND Flash devices is controlled by the NFC_BIG bit in CONFIG1 register.

39.5.12.2 Burst Access Support

When a data transaction from the AHB is a burst it will create a synchronous burst on the internal bus. Table 39-22 lists NFC supported access burst types.

Table 39-22. NAND Flash Burst Access Support

HBURST	BURST TYPE	SUPPORTED	Description
000	SINGLE	Yes	Single transfer
001	INCR	Yes	Incrementing burst
010	WRAP4	No	4-beat wrapping burst
011	INCR4	Yes	4-beat incrementing burst
100	WRAP8	No	8-beat wrapping burst
101	INCR8	Yes	8-beat incrementing burst
110	WRAP16	No	16-beat wrapping burst
111	INCR16	Yes	16-beat incrementing burst

NOTE

NFC supports bursts of 16/32-bit words only. Bursts of byte words (8-bits) are not supported.

39.5.13 I/O Pin Sharing

The NAND Flash controller has logic that allows it to share I/O pins with signals of another memory controller. For example, the 16 I/O signals of the NAND Flash controller share I/O pins with the data signals of the WEIM when interfacing to the PSRAM.

The arbitration between the NFC and the other memory has hard priority favoring the other memory. When another memory requests the bus, the NFC halts its operation as soon as possible, and the other memory is granted access to the pins. The only NFC operations that do not halt in the middle are short operations such as command, address phase or spare-area access. This priority-based arbitration mechanism can cause long delays in NFC accesses when the I/O bus is shared with another memory that is accessed frequently.

39.6 Initialization/Application Information

This section describes how to operate the NFC using its registers and its interrupts, and covers the following topics:

- Section 39.6.1, “Normal Operation,” provides instructions on to operate a NAND Flash device using the NFC.
- Section 39.6.2, “ECC Operation,” describes the NFC’s error-correction operations.
- Section 39.6.3, “Symmetric Mode—One Flash Clock Cycle per Input or Output Data Cycle,” describes symmetric mode, which accommodates lower NAND Flash frequencies.
- Section 39.6.4, “Write Protection Operation,” describes write protection, which is used when the programmer wishes to protect part of the NAND Flash device memory from being written except in certain cases. There are two levels of protection: software (for frequently-changed memory locations), and hardware (for memory locations whose contents are rarely changed).

39.6.1 Normal Operation

Normal operations are composed of fundamental building block operations, in addition to specific operations, as shown in Figure 39-21 through Figure 39-26.

39.6.1.1 Fundamental Building Block Operations

39.6.1.1.1 Preset Operation



Figure 39-21. Flow Chart of Preset Operation

39.6.1.1.2 NAND Flash Command Input Operation



Figure 39-22. Flow Chart of NAND Flash Command Input Operation

39.6.1.1.3 NAND Flash Address Input Operation



Figure 39-23. Flow Chart of NAND Flash Address Input Operation

39.6.1.1.4 NAND Flash Data Input (Program) Operation



Figure 39-24. Flow Chart of NAND Flash Data Input Operation

39.6.1.1.5 NAND Flash Data Output Operation (Read)



Figure 39-25. Flow Chart of NAND Flash Data Output Operation

39.6.1.2 Read NAND Flash ID Read Operation



Figure 39-26. Flow Chart of Read NAND Flash ID Operation

39.6.1.2.1 NAND Flash ID Data Formats

The format of NAND Flash ID data stored in the RAM buffer (for x8 NAND Flash) is shown in Figure 39-27

RAM buffer of RBA address				Half-word 1				Half-word 2				Half-word 3				
				ID byte 1		ID byte 2		ID byte 3		ID byte 4		ID byte 5		ID byte 6		
				LSB			MSB									

Figure 39-27. NAND Flash ID Data Format (x8)

The format of NAND Flash ID data stored in the RAM buffer (for x16 NAND Flash) is shown in Figure 39-28.

RAM buffer of RBA address				Half-word 1				Half-word 2				Half-word 3				
				ID byte 1		0x*nn*		ID byte 2		0x*nn*		ID byte 3		0x*nn*		
				LSB			MSB									

RAM buffer of RBA address				4th half-word				5th half-word				6th half-word				
				ID byte 4		0x*nn*		ID byte 5		0x*nn*		ID byte 6		0x*nn*		
				LSB			MSB									

Figure 39-28. NAND Flash ID Data Format (x16)

39.6.1.3 NAND Flash Status Read Operation

Figure 39-29 shows the steps in the read NAND Flash status operation.



Figure 39-29. Flow Chart of Read NAND Flash Status Operation

39.6.1.3.1 NAND Flash Status Data Format

The assignment of NAND Flash status data stored in the RAM buffer (for both x8 and x16 NAND Flash) is shown in Figure 39-30.

RAM buffer of RBA address	first half-word				- - - - - - - -
	Status byte 1		0x*nn*		
	LSB			MSB	

Figure 39-30. NAND Flash Status Data Format

39.6.1.4 Read NAND Flash Data Operation

Figure 39-31 shows read NAND Flash data operation.



Figure 39-31. Flow Chart of Read NAND Flash Data Operation

39.6.1.5 Program NAND Flash Data Operation

Figure 39-32 shows program NAND Flash data operation.



Figure 39-32. Flow Chart of Program NAND Flash Data Operation

39.6.1.6 Erase NAND Flash Data Operation

Figure 39-33 shows erase NAND Flash data operation.



Figure 39-33. Flow Chart of Erase NAND Flash Operation

39.6.1.7 HOT Reset (Controller and NAND Flash Reset)

A reset causes the NFC and the NAND Flash device to cease their current operation, and causes the internal registers to revert to their default state.

Figure 39-34 shows reset operation.



Figure 39-34. Flow Chart of Reset Operation

39.6.2 ECC Operation

39.6.2.1 ECC Normal Operation

When the NFC accesses the NAND Flash device for program operation, it generates ECC code (9/18 bytes for each 528/538 bytes). Since the generated ECC code is not updated to the internal buffer RAM, but is updated to the NAND Flash spare area immediately upon program operation, the host can read the generated ECC code only from the NAND Flash spare area.

When the NFC accesses the NAND Flash device for a read operation, it reads the ECC code, detects the number of errors and their position and corrects up to four/eight symbols (9-bits each) if applicable. Table 39-23 shows the ECC code assignment of the NAND Flash spare area. This ECC code is updated by NFC automatically. After the read operation, the host can determine whether there are errors or not by reading the ECC_STATUS_RESULT*n* registers.

39.6.2.2 ECC Bypass

In ECC bypass operation, the spare area is copied from NFC internal RAM buffer to the NAND Flash device during program operation. During read operations the ECC detect-fix mechanism does not work, and the status register is not updated.

Table 39-23. ECC Code/Result Readability

Operation	Read Operation		Program Operation		
	ECC Code from Spare Area Buffer	ECC Status Register	ECC Code from Spare Area Buffer	ECC Status Register	ECC Content in NAND Flash Device
ECC operation	ECC code copied from NAND Flash device spare area	Valid	Invalid (old data[1])	—	ECC code generated by the NFC
ECC bypass	User data copied from NAND Flash device spare area	not Valid	Invalid (old data)	—	Data from spare area of NFC's internal RAM

1 The ECC code in the spare buffer is not updated during program operations, so the ECC code in the spare area buffer is obsolete.

39.6.2.3 ECC Operation

In order to generate ECC and carry out the correction by the NFC,

- Program with ECC operation / Read with ECC operation

In order to generate ECC by the NFC and carry out the correction by the host,

- Program with ECC operation / Read without ECC operation

39.6.3 Symmetric Mode—One Flash Clock Cycle per Input or Output Data Cycle

In the NFC's default state, two Flash clock cycles are used for each access of RE# or WE#. By setting the SYM bit in CONFIG1 register, the WE# and RE# periods during read or program change to one Flash clock cycle instead of two. In this way, lower Flash clock frequencies can be accommodated. The SYM bit also changes the RE# duty cycle to be about 50% during read operation.

In symmetric mode (SYM = 1) the data is latched into NFC on the falling edge of RE#. In default mode (SYM = 0), the data is latched on rising edge of RE#.

Figure 39-36, Figure 39-38, and Figure 39-37, and Figure 39-35 show timing diagrams for input/output operations with different SYM bit settings.



Figure 39-35. Two Flash Clock Cycles per Data Input (SYM bit =0)



Figure 39-36. One Flash Clock Cycle per Data Input (SYM bit =1)



Figure 39-37. Two Flash Clock Cycles per Data Output (SYM bit =0)



Figure 39-38. One Flash Clock Cycle per Data Output (SYM bit =1)

39.6.4 Write Protection Operation

The NFC offers software and hardware write-protection features. Both are described in this section.

39.6.4.1 Write Protection for RAM Buffer (LSB 2 Kbytes)

The NFC offers a software write protection feature for the first 2 Kbytes (+ accompanied spare area data) of the RAM buffer, which protects RAM buffer data. This write protection is carried out by setting the WPC bit of the NF_WR_PROT register.

The default state is locked state, and the first 2 Kbytes go to this state after a cold or warm reset.

Write protection availability for main/spare memory regions in the RAM buffer is described on Table 39-24. Figure 39-39 shows a state diagram of RAM buffer write protection.

Table 39-24. Write Protection for Main/Spare RAM Buffer

Main area	Spare area	
1st section of RAM buffer	1st section of RAM buffer	Write Protection Available
2nd section of RAM buffer	2nd section of RAM buffer	
3rd section of RAM buffer	3rd section of RAM buffer	
4th section of RAM buffer	4th section of RAM buffer	
5th section of RAM buffer	5th section of RAM buffer	Write Protection not available
6th section of RAM buffer	6th section of RAM buffer	
7th section of RAM buffer	7th section of RAM buffer	
8th section of RAM buffer	8th section of RAM buffer	



Figure 39-39. State Diagram of RAM Buffer Write Protection

39.6.4.2 Write Protection Modes

The NFC offers both hardware and software write protection options for the NAND Flash device. The software write protection feature is used by executing the LOCK BLOCK command or LOCK-TIGHT BLOCK command. The hardware write protection feature is used by executing a cold or warm reset. The WP# signal is asserted only upon POR.

39.6.4.3 Write Protection Commands

There are two write protection states: locked and lock-tight.

- Locked state means that memory block in question is write-protected (cannot be written to), but the UNLOCK command can unlock it. This is useful for frequently-changed memory blocks.
- Lock-tight state is a higher level of protection, and means that the memory block in question is write protected, but the UNLOCK command cannot unlock it. This is useful for memory blocks whose contents are rarely changed.

The followings summarizes the locking functionality.

- All blocks power up in a locked state except block zero. The UNLOCK command can unlock these blocks.
- The LOCK-TIGHT BLOCK command locks blocks so that they cannot be unlocked.
- Lock-tight state can be changed to locked state only when cold or warm reset is executed.
- Writing to the unlock start/end address registers (UNLOCK_START_BLK_ADD and UNLOCK_END_BLK_ADD) while the NFC is in the lock-tight state does not affect the unlock address.

39.6.4.4 Write Protection Status

The current write protection status of the NFC can be read in NAND Flash write protection status register (NAND_FLASH_WR_PR_ST). The unlock status, lock status, and lock-tight status bits (US*n*, LS*n*, and LTS*n*) are not cleared by hot reset. These write protection status bits are updated only when a command is issued to the NAND device.

Figure 39-40 shows a state diagram for the write protection of the NFC.



Figure 39-40. State diagram of NAND Flash Write Protection

39.6.4.4.1 Lock Sequence

The following describes the lock sequence:

1. Command sequence: LOCK BLOCK command (0x02)
2. All blocks default to locked after initial cold reset or warm reset.

3. Locking some of the blocks is not available; all memory blocks are locked upon reset except block zero.
4. Unlocked memory blocks can be locked by using the LOCK BLOCK command. The status of a locked memory block can be changed to unlocked or lock-tight using the appropriate software commands.

39.6.4.4.2 Unlock Sequence

The following describes the unlock sequence:

1. Command sequence: start block address + end block address + UNLOCK BLOCK command (0x04)
2. Unlocked blocks can be programmed or erased
3. The status of an unlocked block can be changed to locked or lock-tight using the appropriate software commands
4. Only one consecutive area can be released to unlocked state from locked state; Unlocking of nonconsecutive blocks is not available.

39.6.4.4.3 Lock-tight Sequence

The following describes the “lock-tight” sequence:

1. Only locked blocks can be “locked-tight” by the LOCK-TIGHT BLOCK command.
2. Command sequence: LOCK-TIGHT BLOCK command (0x01)
3. Lock-tight blocks revert to the locked state at cold/warm reset.

39.6.5 Memory Configuration Examples

The following figures show memory connections for various bit widths. An 8-bit configuration example is shown in Figure 39-41 and a 16-bit configuration example is shown in Figure 39-42.



Figure 39-41. 256 Mbit (32 M x 8-bit) NAND Flash Connection Diagram



Figure 39-42. 256 Mbit (16 M x 16-bit) NAND Flash Connection Diagram

39.6.6 Verified NAND models.

The following part number models have been verified and are guaranteed to be supported by the NFC:

- k9f1g08u0m
- k9f1g16u0m
- k9f5608q0c
- k9f5616q0c
- tc58nyg0d9bxgj5
- tc58nvg4d1dtg00

NOTE

The NFC controller can support high-speed NAND Flash by supplying higher frequencies to the Flash clock input.

Chapter 40
Pulse-Width Modulator (PWM)

The pulse-width modulator (PWM) has a 16-bit counter, and is optimized to generate sound from stored sample audio images; it can also generate tones. It uses 16-bit resolution and a 4 × 16 data FIFO to generate sound.

40.1 Overview

This section presents an overview of the PWM. Figure 40-1 gives the PWM block diagram.



Figure 40-1. Pulse-Width Modulator Block Diagram

The following features characterize the PWM:

- 16-bit up-counter with clock source selection
- 4×16 FIFO to minimize interrupt overhead
- 12-bit prescaler for division of clock
- Sound and melody generation
- Active high or active low configured output
- Can be programmed to be active in low-power and debug modes
- Interrupts at compare and rollover

40.2 Signal Description

The PWM follows the IP Bus protocol for interfacing with the processor core. It does not have any interface signals with any other module inside the chip except for clock and reset inputs from the clock module and interrupt signals to the processor interrupt handler. There is a single output signal going outside the chip boundary.

40.2.1 External Signals

PWM has a single output signal to the chip boundary named ipp_do_pwmo.

Table 40-1 describes the external signals.

Table 40-1. External Signals

Name	Direction	Function	Reset State	Pull up
ipp_do_pwmo	Output	This is the functional output of the PWM. The modulated signal of the module is observed at this pin. It can be viewed as a clock signal whose period and duty cycle can be varied with different settings of the PWM. The smallest period can be two ipg_clk clock periods with duty cycle of 50%	0	—

40.3 Memory Map and Register Definition

The PWM module includes six user-accessible registers. Section 40.3.2, “Register Descriptions,” provides the detailed descriptions for all of the PWM registers.

The PWM memory map is shown in Table 40-2.

Table 40-2. PWM Memory Map

Offset	Register	Access	Reset Value	Section/Page
0xBASE_00 (PWMCR)	PWM Control Register (PWMCR)	R/W	0x0000_0000	40.3.2.1/40-5
0xBASE_04 (PWMSR)	PWM Status Register (PWMSR)	R/W	0x0000_0008	40.3.2.2/40-7
0xBASE_08 (PWMIR)	PWM Interrupt Register (PWMIR)	R/W	0x0000_0000	40.3.2.3/40-8
0xBASE_0C (PWMSAR)	PWM Sample Register (PWMSAR)	R/W	0x0000_0000	40.3.2.4/40-9
0xBASE_10 (PWMPR)	PWM Period Register (PWMPR)	R/W	0x0000_FFFE	40.3.2.5/40-10
0xBASE_14 (PWMCNR)	PWM Counter Register (PWMCNR)	R	0x0000_0000	40.3.2.6/40-11

40.3.1 Register Summary

Figure 40-2 shows the key to the register fields, and Table 40-3 shows the register figure conventions.



Figure 40-2. Key to Register Fields

Table 40-3. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 40-4 shows the PWM register summary.

Table 40-4. PWM Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xBASE_00 (PWMCR)	R	0	0	0	0	FWM		STOPEN	DOZEN	WAITEN	DBGEN	BCTR	HCTR	POUTC		CLKSRC	
	W																
	R	PRESCALER												SWR	REPEAT		EN
	W																
0xBASE_04 (PWMSR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	FWE	CMP	ROV	FE	FIFOAV		
	W										w1c	w1c	w1c	w1c			
0xBASE_08 (PWMIR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	CIE	RIE	FIE
	W																
0xBASE_0C (PWMSAR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	SAMPLE[15:0]															
	W																

Table 40-4. PWM Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0xBASE_10 (PWMPR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	PERIOD[15:0]															
	W																
0xBASE_14 (PWMCNR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	COUNT[15:0]															
	W																

40.3.2 Register Descriptions

This section contains the detailed register descriptions for the PWM registers.

40.3.2.1 PWM Control Register (PWMCR)

The PWM control register (PWMCR) is used to configure the operating settings of the PWM. It contains the prescaler for the clock division.

0xBASE_00 (PWMCR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	FWM		STOP EN	DOZ EN	WAIT EN	DBG EN	BCT R	HCT R	POUTC		CLKSRC	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PRESCALER												SWR	REPEAT		EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 40-3. PWM Control Register (PWMCR)

Table 40-5. PWMCR Field Descriptions

Field	Description
31–28 Reserved	Reserved. These reserved bits are always read as zero.
27–26	FIFO Water Mark. These bits are used to set the data level at which the FIFO empty flag will be set and the corresponding interrupt generated 00 FIFO empty flag is set when there are more than or equal to 1 empty slots in FIFO 01 FIFO empty flag is set when there are more than or equal to 2 empty slots in FIFO 10 FIFO empty flag is set when there are more than or equal to 3 empty slots in FIFO 11 FIFO empty flag is set when there are more than or equal to 4 empty slots in FIFO
25 STOPEN	Stop Mode Enable. This bit keeps the PWM functional while in stop mode. When this bit is cleared, the input clock is gated off in stop mode. This bit is not affected by software reset. It is cleared by hardware reset. 0 Inactive in stop mode 1 Active in stop mode
24 DOZEN	Doze Mode Enable. This bit keeps the PWM functional in doze mode. When this bit is cleared, the input clock is gated off in doze mode. This bit is not affected by software reset. It is cleared by hardware reset. 0 Inactive in doze mode 1 Active in doze mode
23 WAITEN	Wait Mode Enable. This bit keeps the PWM functional in wait mode. When this bit is cleared, the input clock is gated off in wait mode. This bit is not affected by software reset. It is cleared by hardware reset. 0 Inactive in wait mode 1 Active in wait mode
22 DBGEN	Debug Mode Enable. This bit keeps the PWM functional in debug mode. When this bit is cleared, the input clock is gated off in debug mode. This bit is not affected by software reset. It is cleared by hardware reset. 0 Inactive in debug mode 1 Active in debug mode
21 BCTR	Byte Data Swap Control. This bit determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register. 0 byte ordering remains the same 1 byte ordering is reversed
20 HCTR	Half-word Data Swap Control. This bit determines which half word data from the 32 bit IP-Bus interface is written into the lower 16 bits of the sample register. 0 Half word swapping does not take place 1 Half words from write data bus are swapped
19–18 POUTC	PWM Output Configuration. This bit field determines the mode of PWM output on the output pin. 00 Output pin is set at rollover and cleared at comparison 01 Output pin is cleared at rollover and set at comparison 10 PWM output is disconnected 11 PWM output is disconnected
17–16 CLKSRC	Select Clock Source. These bits determine which clock input will be selected for running the counter. After reset the system functional clock is selected. The input clock can also be turned off if these bits are set to 00. This field value should only be changed when the PWM is disabled 00 Clock is off 01 ipg_clk 10 ipg_clk_highfreq 11 ipg_clk_32k

Table 40-5. PWMCR Field Descriptions (Continued)

Field	Description
15 –4 PRESCALER	Counter Clock Prescaler Value. This bit field determines the value by which the clock will be divided before it goes to the counter. 0x000 Divide by 1 0x001 Divide by 2 ... 0xFFF Divide by 4096
3 SWR	Software Reset. PWM is reset when this bit is set to 1. It is a self clearing bit. A write 1 to this bit is a single wait state write cycle. When the module is in reset state this bit is set and is cleared when the reset procedure is over. Setting this bit resets all the registers to their reset values except for the STOPEN, DOZEN, WAITEN, and DBGEN bits in this control register. 0 PWM is out of reset 1 PWM is undergoing reset
2–1 REPEAT	Sample Repeat. This bit field determines the number of times each sample from the FIFO is to be used. 00 Use each sample once 01 Use each sample twice 10 Use each sample four times 11 Use each sample eight times
0 EN	PWM Enable. This bit enables the PWM. If this bit is not enabled, the clock prescaler and the counter is reset. When the PWM is enabled, it begins a new period, the output pin is set to start a new period while the prescaler and counter are released and counting begins. 0 PWM disabled 1 PWM enabled

40.3.2.2 PWM Status Register (PWMSR)

The PWM status register (PWMSR) contains seven bits which display the state of the FIFO and the occurrence of rollover and compare events. The FIFOAV bit is read-only but the other four bits can be cleared by writing 1 to them. FE, ROV, and CMP bits are associated to FIFO-Empty, Roll-over, and Compare interrupts, respectively.

0xBASE_04 (PWMSR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	FWE	CMP	ROV	FE	FIFOAV		
W										w1c	w1c	w1c	w1c			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Figure 40-4. PWM Status Register (PWMSR)

Table 40-6. PWMSR Field Descriptions

Field	Description
31–7 Reserved	Reserved. These reserved bits are always read as zero.
6 FWE	FIFO Write Error Status. This bit shows that an attempt has been made to write FIFO when it is full. 0 FIFO write error not occurred 1 FIFO write error occurred
5 CMP	Compare Status. This bit shows that a compare event has occurred. 0 Compare event not occurred 1 Compare event occurred
4 ROV	Roll-over Status. This bit shows that a roll-over event has occurred. 0 Roll-over event not occurred 1 Roll-over event occurred
3 FE	FIFO Empty Status Bit. This bit indicates the FIFO data level in comparison to the water level set by FWM field in the control register. 0 Data level is above water mark 1 When the data level falls below the mark set by FWM field
2–0 FIFOAV	FIFO Available. These read-only bits indicate the data level remaining in the FIFO. An attempted write to these bits will not affect their value and no transfer error is generated. 000 No data available 001 1 word of data in FIFO 010 2 words of data in FIFO 011 3 words of data in FIFO 100 4 words of data in FIFO 101 unused 110 unused 111 unused

40.3.2.3 PWM Interrupt Register (PWMIR)

The PWM Interrupt register (PWMIR) contains three bits which control the generation of the compare, rollover and FIFO empty interrupts.

0xBASE_08 (PWMIR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	CIE	RIE	FIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 40-5. PWM Interrupt Register (PWMIR)

Table 40-7. PWMIR Field Descriptions

Field	Description
31–3 Reserved	Reserved. These reserved bits are always read as zero.
2 CIE	Compare Interrupt Enable. This bit controls the generation of the Compare interrupt. 0 Compare Interrupt not enabled 1 Compare Interrupt enabled
1 RIE	Roll-over Interrupt Enable. This bit controls the generation of the Rollover interrupt. 0 Roll-over interrupt not enabled 1 Roll-over Interrupt enabled
0 FIE	FIFO Empty Interrupt Enable. This bit controls the generation of the FIFO Empty interrupt. 0 FIFO Empty interrupt disabled 1 FIFO Empty interrupt enabled

40.3.2.4 PWM Sample Register (PWMSAR)

The PWM sample register (PWMSAR) is the input to the FIFO. 16-bit words are loaded into the FIFO. The FIFO can be written and read when the PWM is disabled. The PWM will run at the last set duty-cycle setting if all the values of the FIFO has been utilized, until the FIFO is reloaded or the PWM is disabled. When a new value is written, the duty cycle changes after the current period is over.

A value of zero in the sample register will result in the ipp_pwm_pwmo output signal being always low/high (POUTC =00 it will be low and POUTC = 01 it will be high), and hence no output waveform will be produced. If the value in this register is higher than the PERIOD + 1, the output will never be reset/set depending on POUTC value.

0xBASE_0C (PWMSAR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SAMPLE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 40-6. PWM Sample Register (PWMSAR)

Table 40-8. PWMSAR Field Descriptions

Field	Description
31–16 Reserved	These are reserved bits and writing a value will not affect the functionality of PWM and are always read as zero.
15–0 SAMPLE	Sample Value. This is the input to the 4x16 FIFO. The value in this register denotes the value of the sample being currently used.

40.3.2.5 PWM Period Register (PWMPR)

The PWM period register (PWMPR) determines the period of the PWM output signal (PWMO) in terms of the prescaler clock output (PCLK). After the counter value matches PERIOD + 1, the counter is reset to start another period. The frequencies of PWMO and PCLK are related by the following equation:

$$f_{PWMO} = f_{PCLK} / (PERIOD + 2) \qquad \textit{Eqn. 40-1}$$

A value of zero in the PWMPR will result in a period of two clock cycles for the output signal. Writing 0xFFFF to this register will achieve the same result as writing 0xFFFE.

A change in the period value due to a write in PWMPR results in the counter being reset to zero and the start of a new count period.

0xBASE_10 (PWMPR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PERIOD															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

Figure 40-7. PWM Period Register (PWMPR)

Table 40-9. PWMPR Field Descriptions

Field	Description
31–16 Reserved	These are reserved bits and writing a value will not affect the functionality of PWM and are always read as zero.
15–0 PERIOD	Period Value. These bits determine the Period of the count cycle. The counter counts up to [Period Value] +1 and is then reset to 0x0000.

40.3.2.6 PWM Counter Register (PWMCNR)

The read-only pulse-width modulator counter register (PWMCNR) contains the current count value and can be read at any time without disturbing the counter.

0xBASE_14 (PWMCNR) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	COUNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 40-8. PWM Counter Register (PWMCNR)

Table 40-10. PWMCNR Field Descriptions

Field	Description
31–16 Reserved	These are reserved bits and writing a value will not affect the functionality of PWM and are always read as zero.
15–0 COUNT	Counter Value. These bits are the counter register value and denotes the current count state the counter register is in.

40.4 Functional Description

The following sections detail the PWM operation and function.

40.4.1 Operation

The output of the PWM is a toggling signal whose frequency and duty cycle can be modulated by programming the appropriate registers. It has a 16-bit up counter which counts from 0x0000 until the counter value equals the [Value in Period register] + 1. After this match occurs the Counter is reset to 0x0000.

At the beginning of a count period cycle, the PWMO pin is set to one (default) and the counter begins counting up from 0x0000. The sample value in the sample FIFO is compared on each count of prescaler clock. When the sample and count values match, the PWMO signal is cleared to zero (default). The counter continues counting until the period match occurs and subsequently another period cycle begins.

When the PWM is enabled the counter starts running and generates an output with the reset values in the period and sample registers. It is recommended that the programming of these registers be done before PWM is enabled.

A hardware reset results in all the PWM count and sample registers begin cleared and the FIFO being flushed. The control register shows that FIFO is empty and it can be written into, and the PWM is disabled. A software reset has the same results, however the state of the STOPEN, DOZEN, WAITEN, and DBGEN bits in the control register are not affected. Software reset can be asserted even when the PWM is in disabled state.

40.4.1.1 Clocks

The clock that feeds the prescaler can be selected from:

- **High-frequency Clock** (ipg_clk_highfreq) pat_ref or CKIH

  This is a high frequency clock provided by the clock module (CM). This clock is supposed to be on in the low-power mode when the ipg_clk is turned off. Thus the PWM can be run on this clock in the low-power mode. The CCM is expected to provide this clock after synchronizing it to ahb_clk in the normal functional mode and switch to the unsynchronized version in the low-power mode.
- **Low-frequency Reference Clock** (ipg_clk_32k) CKIL

  This is the 32 KHz low-frequency reference clock which is provided by the CM. This clock is supposed to be on in the low-power mode when ipg_clk is turned off. Thus PWM can be run on this clock in the low-power mode. The CCM is expected to provide this clock after synchronizing it to ahb_clk in the normal functional mode and switch to the unsynchronized version in the low-power mode.
- **Global Functional Clock** (ipg_clk)

  This clock is supposed to be on in normal operations. In low-power modes it can be switched off.

The clock input source is determined by the CLKSRC field of the PWM control register. **The CLKSRC value should only be changed when the PWM is disabled.**

A change in the value of the PRESCALER field of the control register is immediately reflected in the output clock frequency.

40.4.1.2 FIFO

Digital sample values can be loaded into the pulse-width modulator as 16-bit words. The byte order can be changed using the BCTR and HCTR bits of the control register. A 4-word (16-bit) FIFO minimizes interrupt overhead. A maskable interrupt is generated when the number of data words fall below the water level set by the FWM field in the control register.

A write in the sample register results in the value being stored into the FIFO if it is not full. A write when the FIFO is full sets FWE (FIFO write error) bit in the status register and the FIFO contents remain unchanged. The FIFO can be written into when the PWM is disabled. The FIFOAV field shows how many data words are currently contained in the FIFO and if it can be written into.

A read on the sample register yields the current FIFO value being used or will be used by the PWM for generation on the output signal. Therefore a write and a subsequent read on the sample register may result in different values being obtained.

40.4.1.3 Rollover and Compare Event

The counter is reset to 0x0000 after its value equals the PERIOD + 1 and resumes counting thereafter. This event is referred to as a rollover. When PERIOD = 0x0000, the counter is reset after count reaches 0x0001. Therefore PERIOD = 0xFFFF or 0xFFFE results in the counter value being reset after count till 0xFFFF. During a rollover event the output is either set (default), reset or has no effect according to the programming of the POUTC field in the control register. This event can also generate an interrupt if the respective interrupt enable bit is set in the control register.

When the counter value reaches the sample value the output of the PWM is reset (default), set or has no effect according to the programming of the POUTC field of control register. This event is referred to as a compare event. This event can also generate an interrupt if the respective interrupt enable bit is set in the control register.

If the rollover event sets the PWM output signal the compare event will reset it and vice versa for a particular programming configuration of POUTC field.

40.4.1.4 Low-Power Mode Behavior

In low-power modes if the clock from the selected clock source is available, the PWM counter continues to run and an output is produced depending on whether the control bit for that mode is set. In the absence of the clock itself or if the corresponding low-power bit in the control register is 0, the counter is reset and resumes counting when it exits the low-power mode.

40.4.1.5 Debug Mode Behavior

In debug mode, PWM has the option of continuing to run or be halted. If the DBGEN bit is not set in the PWMCR, the PWM is halted. If the DBGEN bit is set, then the PWM will continue to run in the debug mode.

Chapter 41 Real Time Clock (RTC)

See Figure 41-1 for a block diagram of the functional organization of the real time clock (RTC) block. The block consists of the following sub-blocks:

- Prescaler
- Time-of-day (TOD) clock counter
- Alarm
- Sampling timer
- Minute stopwatch
- Associated control and bus interface hardware



Figure 41-1. Real Time Clock Block Diagram

41.1 Overview

This section discusses how to operate and program the real-time clock (RTC) module that maintains the system clock, provides stopwatch, alarm, and interrupt functions, and supports the features described in Section 41.1.1, “Features.”

41.1.1 Features

The RTC module includes the following features:

- Full clock—days, hours, minutes, seconds
- Minute countdown timer with interrupt
- Programmable daily alarm with interrupt
- Sampling timer with interrupt
- Once-per-day, once-per-hour, once-per-minute, and once-per-second interrupts

41.1.2 Modes of Operation

The prescaler converts the incoming crystal reference clock to a 1 Hz signal which is used to increment the seconds, minutes, hours, and days TOD counters. The alarm functions, when enabled, generate RTC interrupts when the TOD settings reach programmed values. The sampling timer generates fixed-frequency interrupts, and the minute stopwatch allows for efficient interrupts on minute boundaries.

- Prescaler and counter

  The prescaler divides the reference clock down to 1 Hz. The reference frequency is 32 kHz by default (optional at 32.768 kHz or 38.4 kHz).
- The counter portion of the RTC module consists of four groups of counters that are physically located in three registers:
  - The 6-bit seconds counter is located in the SECONDS register
  - The 6-bit minutes counter and the 5-bit hours counter are located in the HOURMIN register
  - The 16-bit day counter is located in the DAYR register
- Alarm

  There are three alarm registers that mirror the three counter registers. An alarm is set by accessing the real-time clock alarm registers (ALRM_HM, ALRM_SEC, and DAYALARM) and loading the exact time that the alarm should generate an interrupt. When the TOD clock value and the alarm value coincide, an interrupt occurs.
- Sampling timer

  The sampling timer is designed to support application software. The sampling timer generates a periodic interrupt with the frequency specified by the SAMx bits of the RTCIENR register. This timer can be used for digitizer sampling, keyboard debouncing, or communication polling. The sampling timer operates only if the real-time clock is enabled. See Table 41-15 for the list of the interrupt frequencies of the sampling timer for the possible reference clocks.
- Minute stopwatch

  The minute stopwatch performs a countdown with a one minute resolution. It can be used to generate an interrupt on a minute boundary.

41.2 External Signal Description

The RTC has no external signals.

41.2.1 Overview

There are no signals connected off the chip.

41.3 Memory Map and Register Definition

The RTC module has ten registers. Section 41.3.3, “Register Descriptions” on page 41-6 provides the detailed descriptions for all of the RTC registers.

41.3.1 Memory Map

Table 41-2 shows the RTC memory map.

Table 41-2. RTC Register Memory Map

Address	Register	Access	Reset Values	Section/Page
0x53FD_8000 (HOURMIN)	RTC Hours and Minutes Counter Register (HOURMIN)	R/W	0x0000_– – – –	41.3.3.1/41-6
0x53FD_8004 (SECONDS)	RTC Seconds Counter Register (SECONDS)	R/W	0x0000_00 – –	41.3.3.2/41-7
0x53FD_8008 (ALRM_HM)	RTC Hours and Minutes Alarm Register (ALRM_HM)	R/W	0x0000_0000	41.3.3.3/41-7
0x53FD_800C (ALRM_SEC)	RTC Seconds Alarm Register (ALRM_SEC)	R/W	0x0000_0000	41.3.3.4/41-8
0x53FD_8010 (RTCCTL)	RTC Control Register (RCCTL)	R/W	0x0000_0080	41.3.3.5/41-9
0x53FD_8014 (RTCISR)	RTC Interrupt Status Register (RTCISR)	R/W	0x0000_0000	41.3.3.6/41-10
0x53FD_8018 (RTCIENR)	RTC Interrupt Enable Register (RTCIENR)	R/W	0x0000_0000	41.3.3.7/41-12
0x53FD_801C (STPWCH)	Stopwatch Minutes Register (STPWCH)	R/W	0x0000_003f	41.3.3.8/41-14
0x53FD_8020 (DAYR)	RTC Days Counter Register (DAYR)	R/W	0x0000_– – – –	41.3.3.9/41-15
0x53FD_8024 (DAYALARM)	RTC Days Alarm Register (DAYALARM)	R/W	0x0000_0000	41.3.3.10/41-16

41.3.2 Register Summary

Figure 41-2 shows the key to the register fields and Table 41-3 shows the register figure conventions.



Figure 41-2. Key to Register Fields

Table 41-3. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 41-4 shows the RTC register summary.

Table 41-4. RTC Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x53FD_8000 (HOURMIN)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	HOUR					0	0	MINUTES					
	W																
0x53FD_8004 (SECONDS)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	SECONDS					
	W																
0x53FD_8008 (ALRM_HM)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	HOUR					0	0	MINUTES					
	W																

Table 41-4. RTC Register Summary (Continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x53FD_800C (ALRM_SEC)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	SECONDS					
	W																
0x53FD_8010 (RTCCTL)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0		EN	XTL		0	0	0	GEN	SWR
	W																
0x53FD_8014 (RTCISR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	SAM7	SAM6	SAM5	SAM4	SAM3	SAM2	SAM1	SAM0	2HZ	0	HR	1HZ	DAY	ALM	MIN	SW
	W																
0x53FD_8018 (RTCIENR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	SAM7	SAM6	SAM5	SAM4	SAM3	SAM2	SAM1	SAM0	2HZ	0	HR	1HZ	DAY	ALM	MIN	SW
	W																
0x53FD_801C (STPWCH)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	CNT					
	W																
0x53FD_8020 (DAYR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	DAYS															
	W																
0x53FD_8024 (DAYALARM)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	DAYSAL															
	W																

41.3.3 Register Descriptions

This section consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Details of register bit and field function follow the register diagrams, in bit order.

41.3.3.1 RTC Hours and Minutes Counter Register (HOURMIN)

The real-time clock hours and minutes counter register (HOURMIN) is used to program the hours and minutes for the TOD clock. It can be read or written at any time. After a write, the time changes to the new value. This register cannot be reset since the real-time clock is always enabled at reset.

See Figure 41-3 for illustration of valid bits in the hours and minutes counter register and Table 41-5 for description of the bit fields.

0x53FD_8000 (HOURMIN) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	HOUR					0	0	MINUTES					
W																
RESET	0	0	0	—	—	—	—	—	0	0	—	—	—	—	—	—

Figure 41-3. RTC Hours and Minutes Counter Register

Table 41-5. RTC Hours and Minutes Counter Register Field Descriptions

Field	Description
31–13	Reserved
12–8 HOUR	Hour setting indicates the current hour that can be set to any value between 0 and 23. 00000 Current hour is 0 00001 Current hour is 1 .... 10111 Current hour is 23. Indicates the current hour that can be set to any value between 0 and 23.
7–5	Reserved
5–0 MINUTES	Minutes setting indicates the current minutes that can be set to any value between 0 and 59. 000000 Current minute is 0 000001 Current minute is 1 .... 111011 Current minute is 59

The HOURS and MINUTES are not affected by any of the hardware or software reset, so their RESET values are “unknown”.

41.3.3.2 RTC Seconds Counter Register (SECONDS)

The real-time clock seconds register (SECONDS) is used to program the seconds for the TOD clock. It can be read or written at any time. After a write, the time changes to the new value. This register cannot be reset since the real-time clock is always enabled at reset.

See Figure 41-4 for illustration of valid bits in the RTC seconds counter register and Table 41-6 for description of the bit fields.

0x53FD_8004 (SECONDS) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	SECONDS					
W																
RESET	0	0	0	0	0	0	0	0	0	0	—	—	—	—	—	—

Figure 41-4. RTC Seconds Counter Register

Table 41-6. RTC Seconds Counter Register Field Descriptions

Field	Description
31–6	Reserved
5–0 SECONDS	Seconds setting indicates the current seconds that can be set to any value between 0 and 59. 000000 Current second is 0 000001 Current second is 1 .... 111011 Current second is 59

The SECONDS are not affected by any of the hardware or software reset, so their RESET values are “unknown”.

41.3.3.3 RTC Hours and Minutes Alarm Register (ALRM_HM)

The real-time clock hours and minutes alarm (ALRM_HM) register is used to configure the hours and minutes setting for the alarm. The alarm settings can be read or written at any time.

See Figure 41-5 for illustration of valid bits in the RTC hours and minutes alarm register and Table 41-7 for description of the bit fields.

0x53FD_8008 (ALRM_HM) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	HOUR					0	0	MINUTES					
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 41-5. RTC Hours and Minutes Alarm Register

Table 41-7. RTC Hours and Minutes Alarm Register Field Descriptions

Field	Description
31–13	Reserved
12–8 HOURS	Hour setting of the alarm hours that can be set to any value between 0 and 23. 00000 current hour is 0 00001 current hour is 1 .... 10111 current hour is 23
7–6	Reserved
5–0 MINUTES	Minutes setting of the alarm minutes that can be set to any value between 0 and 59. 000000 current minute is 0 000001 current minute is 1 .... 111011 current minute is 59

41.3.3.4 RTC Seconds Alarm Register (ALRM_SEC)

The real-time clock seconds alarm (ALRM_SEC) register is used to configure the seconds setting for the alarm. The alarm settings can be read or written at any time.

See Figure 41-6 for illustration of valid bits in the RTC seconds alarm register and Table 41-8 for description of the bit fields.

0x53FD_800C (ALRM_SEC) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	SECONDS					
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 41-6. RTC Seconds Alarm Register

Table 41-8. RTC Seconds Alarm Register Field Descriptions

Field	Description
31–6	Reserved
5–0 SECONDS	Seconds setting of the alarm seconds, can be set to any value between 0 and 59. 000000 current second is 0 000001 current second is 1 .... 111011 current second is 59

41.3.3.5 RTC Control Register (RTCCTL)

The real-time clock control (RTCCTL) register is used to enable the real-time clock module and specify the reference frequency information for the prescaler.

See Figure 41-7 for illustration of valid bits in the RTC control register and Table 41-9 for description of the bit fields.

0x53FD_8010 (RTCCTL) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	EN	XTL		0	0	0	GEN	SWR
W																
RESET	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 41-7. RTC Control Register

Table 41-9. RTC Control Register Field Descriptions

Field	Description
31–8	Reserved
7 EN	Enables/Disables the real-time clock. The software reset bit (SWR) has no effect on this bit. Bit description 0 Disable the real-time clock 1 Enable the real-time clock
6–5 XTL	Crystal Selection. Selects the proper input crystal frequency. It is important to set these bits correctly or the real-time clock will be inaccurate. 00 input crystal frequency is 32.768 kHz 01 input crystal frequency is 32 kHz (recommended) 10 input crystal frequency is 38.4 kHz 11 input crystal frequency is 32.768 kHz
4–2	Reserved
1 GEN	GEN — IPG_CLK gating enable. Decides whether to enable or disable the ipg_clk gating. Upon reset the ipg_clk gating is enabled. 0 Enable ipg_clk gating 1 Disable ipg_clk gating
0 SWR	Software reset. Resets the module to its default state. However, a software reset will have no effect on the RTC enable (EN) bit. 0 No effect 1 Reset the module to its default state
Note: The reference frequency for the real-time clock counter is 32 kHz. It comes from the clock controller module, where the 24-Mhz clock is divided by 750 to generate a 32-kHz clock.	

41.3.3.6 RTC Interrupt Status Register (RTCISR)

The real-time clock interrupt status register (RTCISR) indicates the status of the various real-time clock interrupts. When an event of the types included in this register occurs, then the bit will be set in this register regardless of its corresponding interrupt enable bit.These bits are cleared by writing a value of 1, which also clears the interrupt. Interrupts may occur while the system clock is idle or in sleep mode. Every interrupt status bit is independent of each other.

See Figure 41-8 for illustration of valid bits in the RTC interrupt status register and Table 41-10 for description of the bit fields.

0x53FD_8014 (RTCISR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SAM7	SAM6	SAM5	SAM4	SAM3	SAM2	SAM1	SAM0	2HZ	0	HR	1HZ	DAY	ALM	MIN	SW
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 41-8. RTC Interrupt Status Register

Table 41-10. RTC Interrupt Status Register Field Descriptions

Field	Description
31–16	Reserved
15 SAM7	Sampling Timer Interrupt Flag at SAM7 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 512, 500, or 600 Hz depending on different input clock. 0 No SAM7 interrupt occurred. 1 A SAM7 interrupt occurred.
14 SAM6	Sampling Timer Interrupt Flag at SAM6 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 256, 250, or 300 Hz depending on different input clock. 0 No SAM6 interrupt occurred. 1 A SAM6 interrupt occurred.
13 SAM5	Sampling Timer Interrupt Flag at SAM5 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 128, 125, or 150 Hz depending on different input clock. 0 No SAM5 interrupt occurred. 1 A SAM5 interrupt occurred.
12 SAM4	Sampling Timer Interrupt Flag at SAM4 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 64, 62.5, or 75 Hz depending on different input clock. 0 No SAM4 interrupt occurred. 1 A SAM4 interrupt occurred.
11 SAM3	Sampling Timer Interrupt Flag at SAM3 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 32, 31.25, or 37.5 Hz depending on different input clock. 0 No SAM3 interrupt occurred. 1 A SAM3 interrupt occurred.
10 SAM2	Sampling Timer Interrupt Flag at SAM2 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 16, 15.625, or 18.75 Hz depending on different input clock. 0 No SAM2 interrupt occurred. 1 A SAM2 interrupt occurred.

Table 41-10. RTC Interrupt Status Register Field Descriptions (Continued)

Field	Description
9 SAM1	Sampling Timer Interrupt Flag at SAM1 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 8, 7.8125, or 9.375 Hz depending on different input clock. 0 No SAM1 interrupt occurred. 1 A SAM1 interrupt occurred.
8 SAM0	Sampling Timer Interrupt Flag at SAM0 Frequency. Indicates that an interrupt has occurred. If enabled, this bit is periodically set at a rate of 4, 3.90625, or 4.6875 Hz depending on different input clock. 0 No SAM0 interrupt occurred. 1 A SAM0 interrupt occurred.
7 2 Hz	2 Hz Flag. Indicates that an interrupt has occurred. If enabled, this bit is set at every 2 Hz frequency. 0 No 2 Hz interrupt occurred. 1 A 2 Hz interrupt has occurred.
6	Reserved
5 HR	Hour Flag. Indicates that the hour counter has increment. If enabled, this bit is set on every increment of the hour counter in the time-of-day clock. 0 No 1-hour interrupt occurred. 1 A 1-hour interrupt has occurred.
4 1 Hz	1 Hz Flag. Indicates that the second counter has increment. If enabled, this bit is set on every increment of the second counter of the time-of-day clock. 0 No 1 Hz interrupt occurred. 1 A 1 Hz interrupt has occurred.
3 DAY	Day Flag. indicates that the day counter has increment. If enabled, this bit is set on every increment of the day counter of the time-of-day clock. 0 No 24-hour rollover interrupt occurred. 1 A 24-hour rollover interrupt has occurred.
2 ALM	Alarm Flag. Indicates that the real-time clock matches the value in the alarm registers. The alarm will reoccur every 65536 days. For a single alarm, clear the interrupt enable for this bit in the interrupt service routine. 0 No alarm interrupt occurred. 1 An alarm interrupt has occurred.
1 MIN	Minute Flag. Indicates that the minute counter has increment. If enabled, this bit is set on every increment of the minute counter in the time-of-day clock. 0 No 1-minute interrupt occurred. 1 A 1-minute interrupt has occurred.
0 SW	Stopwatch Flag. Indicates that the stopwatch countdown timed out. 0 The stopwatch did not time out. 1 The stopwatch timed out.

41.3.3.7 RTC Interrupt Enable Register (RTCIENR)

The real-time clock interrupt enable register (RTCIENR) is used to enable/disable the various real-time clock interrupts. Masking an interrupt bit has no effect on its corresponding status bit. Every interrupt enable bit is independent of each other.

See Figure 41-9 for illustration of valid bits in the RTC interrupt enable register and Table 41-11 for description of the bit fields.

0x53FD_8018 (RTCIENR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SAM7	SAM6	SAM5	SAM4	SAM3	SAM2	SAM1	SAM0	2HZ	0	HR	1HZ	DAY	ALM	MIN	SW
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 41-9. RTC Interrupt Enable Register

Table 41-11. RTC Interrupt Enable Register Field Descriptions

Field	Description
31–16	Reserved
15 SAM7	Sampling Timer Interrupt Flag at SAM7 Interrupt. Enables/Disables the real-time sampling timer interrupt 7. 0 The SAM7 interrupt is disabled. 1 The SAM7 interrupt is enabled.
14 SAM6	Sampling Timer interrupt Flag at SAM 6 Interrupt. Enables/Disables the real-time sampling timer interrupt 6. 0 The SAM6 interrupt is disabled. 1 The SAM6 interrupt is enabled.
13 SAM5	Sampling Timer Interrupt Flag at SAM5 Interrupt. Enables/Disables the real-time sampling timer interrupt 5. 0 The SAM5 interrupt is disabled. 1 The SAM5 interrupt is enabled.
12 SAM4	Sampling Timer Interrupt Flag at SAM4 Interrupt. Enables/Disables the real-time sampling timer interrupt 4. 0 The SAM4 interrupt is disabled. 1 The SAM4 interrupt is enabled.
11 SAM3	Sampling Timer Interrupt Flag at SAM3 Interrupt. Enables/Disables the real-time sampling timer interrupt 3. 0 The SAM3 interrupt is disabled. 1 The SAM3 interrupt is enabled.
10 SAM2	Sampling Timer Interrupt Flag at SAM2 Interrupt. Enables/Disables the real-time sampling timer interrupt 2. 0 The SAM2 interrupt is disabled. 1 The SAM2 interrupt is enabled.
9 SAM1	Sampling Timer Interrupt Flag at SAM1 Interrupt. Enables/Disables the real-time sampling timer interrupt 1. 0 The SAM1 interrupt is disabled. 1 The SAM1 interrupt is enabled.
8 SAM0	Sampling Timer Interrupt Flag at SAM0 Interrupt. Enables/Disables the real-time sampling timer interrupt 0. 0 The SAM0 interrupt is disabled. 1 The SAM0 interrupt is enabled.

Table 41-11. RTC Interrupt Enable Register Field Descriptions (Continued)

Field	Description
7 2 Hz	2 Hz Interrupt Enable. Enables/Disables an interrupt at a 2 Hz rate. 0 The 2-Hz interrupt is disabled. 1 The 2-Hz interrupt is enabled.
6	Reserved
5 HR	Hour Interrupt Enable. Enables/Disables an interrupt whenever the hour counter of the real-time clock increments. 0 The 1-hour interrupt id disabled. 1 The 1-hour interrupt is enabled.
4 1HZ	1 Hz Interrupt Enable. Enables/Disables an interrupt whenever the second counter of the real-time clock increments. 0 The 1-Hz interrupt is disabled. 1 The 1-Hz interrupt is enabled.
3 DAY	Day Interrupt Enable. Enables/Disables an interrupt whenever the hours counter rolls over from 23 to 0. (midnight rollover) 0 The 24-hour interrupt is disabled. 1 The 24-hour interrupt is enabled.
2 ALM	Alarm Interrupt Enable. Enables/Disables the alarm interrupt. 0 The alarm interrupt is disabled. 1 The alarm interrupt is enabled.
1 MIN	Minute Interrupt Enable. Enables/Disables an interrupt whenever the minute counter of the real-time clock increments. 0 The 1-minute interrupt is disabled. 1 The 1-minute interrupt is enabled.
0 SW	Stopwatch Interrupt Enable. Enables/Disables the stopwatch interrupt. **Note:** The stopwatch counts down and remains at decimal -1 until it is reprogrammed. If this bit is enabled with -1 (decimal) in the STPWCH register, an interrupt will be posted on the next minute tick. 0 Stopwatch interrupt is disabled. 1 Stopwatch interrupt is enabled.

41.3.3.8 RTC Stopwatch Minutes Register (STPWCH)

The stopwatch minutes (STPWCH) register contains the current stopwatch countdown value. When the minute counter of the TOD clock increments, the value in this register decrements.

See Figure 41-10 for illustration of valid bits in the stopwatch minutes counter register and Table 41-12 for description of the bit fields.

0x53FD_801C (STPWCH) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	CNT					
W																
RESET	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Figure 41-10. RTC Stopwatch Minutes Register

Table 41-12. RTC Stopwatch Minutes Register Field Descriptions

Field	Description
31–6	Reserved
5-0 CNT	Stopwatch Count. Contains the stopwatch countdown value. **Note:** The stopwatch counter is decremented by the minute (MIN) tick output from the real-time clock, so the average tolerance of the count is 0.5 minute. For better accuracy, enable the stopwatch by polling the MIN bit of the RTCISR register or by polling the minute interrupt service routine. 000000 stopwatch countdown value is 0 000001 stopwatch countdown value is 1 .... 111111 stopwatch countdown value is 63

41.3.3.9 RTC Days Counter Register (DAYR)

The real-time clock days counter register (DAYR) is used to program the day for the TOD clock. When the HOUR field of the HOURMIN register rolls over from 23 to 00, the day counter increments. It can be read or written at any time. After a write, the time changes to the new value. This register cannot be reset since the real-time clock is always enabled at reset.

See Figure 41-11 for illustration of valid bits in the counter register and Table 41-13 for description of the bit fields.



Figure 41-11. RTC Days Counter Register

Table 41-13. RTC Days Counter Register Field Descriptions

Field	Description
31–16	Reserved
15–0 DAYS	Day Setting. Indicates the current day count, can be set to any values between 0 and 65535. 0x0000 current day count is 0 0x0001 current day count is 1 .... 0xFFFF current day count is 65535

The DAYS are not affected by any of the hardware or software reset, so their RESET values are “unknown”.

41.3.3.10 RTC Day Alarm Register (DAYALARM)

The real-time clock day alarm (DAYALARM) register is used to configure the day for the alarm. The alarm settings can be read or written at any time.

See Figure 41-12 for illustration of valid bits in the RTC day alarm register and Table 41-14 for description of the bit fields.

0x53FD_8024 (DAYALARM) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DAYSAL															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 41-12. RTC Day Alarm Register

Table 41-14. RTC Day Alarm Register Field Descriptions

Field	Description
31–16	Reserved
15–0 DAYSAL	Day Setting of the Alarm. Indicates the current day setting of the alarm. It can be set to any value between 0 and 65535. 0x0000 current day setting of alarm is 0 0x0001 current day setting of alarm is 1 .... 0xFFFF current day setting of alarm is 65535

41.4 Functional Description

The prescaler converts the incoming crystal reference clock to a 1-Hz signal which is used to increment the seconds, minutes, hours, and days TOD counters. The alarm functions, when enabled, generate RTC interrupts when the TOD settings reach programmed values. The sampling timer generates fixed-frequency interrupts, and the minute stopwatch allows for efficient interrupts on minute boundaries.

41.4.1 Prescaler and Counter

The prescaler divides the reference clock down to 1 Hz. The reference frequency is 32 kHz by default (optional at 32.768 kHz or 38.4 kHz). The prescaler stages are tapped to support the sampling timer.

The counter portion of the RTC module consists of four groups of counters that are physically located in three registers:

- The 6-bit seconds counter is located in the SECONDS register.
- The 6-bit minutes counter and the 5-bit hours counter are located in the HOURMIN register.
- The 16-bit day counter is located in the DAYR register.

These counters cover a 24-hour clock over 65536 days. All three registers can be read or written at any time.

Interrupts signal when each of the four counters increments, and can be used to indicate when a counter rolls over. For example, each tick of the seconds counter causes the 1-Hz interrupt flag to be set. When the seconds counter rolls from 59 to 00, the minute counter increments and the MIN interrupt flag is set. The same is true for the minute counter with the HR signal, and the hour counter with the DAY signal.

41.4.2 Alarm

There are three alarm registers that mirror the three counter registers:

- ALRM_HM
- ALRM_SEC
- DAYALARM

An alarm is set by accessing the three real-time clock alarm registers and loading the exact time that the alarm should generate an interrupt. When the TOD clock value and the alarm value coincide, if the ALM bit in the real-time clock interrupt enable register (RTCIENR) is set, an interrupt occurs.

NOTE

If the alarm is not disabled, it will reoccur every 65536 days. If a single alarm is desired, the alarm function must be disabled through the RTC interrupt enable register (RTCIENR).

41.4.3 Sampling Timer

The sampling timer is designed to support application software. The sampling timer generates a periodic interrupt with the frequency specified by the SAMx bits of the RTCIENR register. This timer can be used for digitizer sampling, keyboard debouncing, or communication polling. The sampling timer operates only if the real-time clock is enabled. See Table 41-15 for the list of the interrupt frequencies of the sampling timer for the possible reference clocks.

Multiple SAMx bits may be set in the RTC interrupt enable register (RTCIENR). The corresponding bits in the RTC interrupt status register (RTCISR) will be set at the noted frequencies.

Table 41-15. Sampling Timer Frequencies

Sampling Frequency	32.768-kHz Reference Clock	32-kHz Reference Clock (Default Source)	38.4-kHz Reference Clock
SAM7	512 Hz	500 Hz	600 Hz
SAM6	256 Hz	250 Hz	300 Hz
SAM5	128 Hz	125 Hz	150 Hz
SAM4	64 Hz	62.5 Hz	75 Hz
SAM3	32Hz	31.25 Hz	37.5 Hz
SAM2	16 Hz	15.625 Hz	18.75 Hz
SAM1	8 Hz	7.8125 Hz	9.375 Hz
SAM0	4 Hz	3.90625 Hz	4.6875 Hz

41.4.4 Minute Stopwatch

The minute stopwatch performs a countdown with a one minute resolution. It can be used to generate an interrupt on a minute boundary. For example, to turn off the LCD controller after five minutes of inactivity, program a value of 0x04 into the stopwatch count (CNT) field of the stopwatch minutes (STPWCH) register. At each minute, the value in the stopwatch is decremented. When the stopwatch value reaches -1, the interrupt occurs. The value of the register does not change until it is reprogrammed.

NOTE

The actual delay includes the seconds from setting the stopwatch to the next minute tick.

41.5 Initialization/Application Information

41.5.1 Flow Chart of RTC Operation

See Figure 41-13 for the illustration of the flow chart of a typical RTC operation. See Example 41-1 for the code example of ARM instruction for configuring RTC.



Figure 41-13. Flow Chart of RTC Operation

41.5.2 Code Example of ARM Instruction

Example 41-1. Code Example of ARM Instruction

```
        LDR     r1,=RTC_BASE_ADDR

        LDR     r2,[r1,#0x10]
        ORR     r2,r2,#0x21
        STR     r2,[r1,#0x10]           ; Software reset and 32k crystal


        LDR     r3,=0x0000
        STR     r3,[r1,#0x20]           ;DAY
        LDR     r3,=0x00038
        STR     r3,[r1,#0x04]           ;SECOND
        LDR     r3,=0x173B
        STR     r3,[r1]                 ;HR, MIN

        LDR     r3,=0x0001
        STR     r3,[r1,#0x24]           ;Alarm Day
        LDR     r3,=0x0000
        STR     r3,[r1,#0x08]           ;Alarm hour, minute
        LDR     r3,=0x01
        STR     r3,[r1,#0x0C]           ;Alarm seconds

        LDR     r2,[r1,#0x18]           ;set ALARM interrupt
        ORR     r2,r2,#0x4
        STR     r2,[r1,#0x18]

ALARM_STATUS_3
        LDR     r2,[r1,#0x18]           ;check ALARM STATUS FLAG
        TST     r2,#0x04
        BNE     ALARM_STATUS_3
```

Chapter 42
Smart Direct Memory Access (SDMA) Controller

42.1 Introduction

The smart direct memory access (SDMA) controller offers highly-competitive DMA features combined with software-based virtual-DMA flexibility. It enables data transfers between peripheral I/O devices and internal/external memories.

The SDMA controller helps maximize system performance by offloading the CPU in dynamic data routing.

NOTE

In this document, “AP” refers to interfaces to the ARM (Applications Processor) core.

42.1.1 Overview

Figure 42-1 shows a block diagram of the SDMA controller. It includes the custom RISC core along with its RAM, ROM, DMA units,the CRC unit, and the scheduler.



Figure 42-1. SDMA Block Diagram

The SDMA core executes short routines that perform DMA transfers; these routines are called *scripts*. The SDMA core interfaces to its own memory via the SDMA system bus. The SDMA system bus supports a 32-bit data path and a 16-bit address bus. The system bus datapath is used for both 16-bit instruction (program) memory access and 32-bit data access. DMA units interface to the core via the Functional Unit Bus and use dedicated registers to perform DMA transfers.

The SDMA memory contains a ROM and a RAM. The ROM contains startup scripts (for example, boot code) and other common utilities, which are referenced by the scripts that reside in the RAM. The internal RAM is divided into a context area and a script area (more details about this mapping are available in Section 42.11.5.1, “Instruction Memory Map” and Section 42.11.5.2, “Data Memory Map”).

Every transfer channel requires one context area to keep the contents of all the core and unit registers while inactive. Channel scripts are downloaded into the internal RAM by the SDMA using a dedicated channel that is started during the boot sequence. Downloads are invoked using commands and pointers provided by the AP. Every channel contains a corresponding channel script located in RAM and/or ROM that can

be reconfigured independently as-needed. Channel scripts can be stored in an external memory and downloaded when needed. The SDMA can be configured with any mixture of scripts to enable an endless combination of supported services.

The scheduler monitors and detects DMA requests, mapping them to channels, and mapping individual channels to a pre-configured priority. At any given point, the scheduler presents the highest priority channel that requires service to the SDMA core. A special SDMA core instruction is used to “conditionally yield” the current channel being executed to an eligible channel that requires service. If (and only if) there is an eligible channel pending, will the current channel execution be preempted.

There are two `yield` instructions that differently determine the eligible channels: In the first version, eligible channels are pending channels with a strictly higher priority than the current channel priority. In the second version (`yieldge`), eligible channels are pending channels with a priority that is greater or equal to the current channel priority. The scheduler detects devices that need service through its 48 DMA request inputs. After a request is detected, the scheduler determines the channel(s) that is (are) triggered by this request and marks it (them) as pending in the “Channel Pending (EP)” register. The priorities of all the pending channels are continuously evaluated in order to update the highest pending priority. The channel pending flag is cleared by the channel script when the transfer has completed.

The AP Control module contains the control registers used to configure the 32 individual channels. There are 48 Channel Enable registers, and every register maps one DMA request to any desired combination of channels. The 32 Priority registers are used to assign a programmable 1-of-7 level priority to every possible channel. This module also contains all other control registers that the AP can access.

The 48 DMA requests that are connected to the scheduler come from a variety of sources. The “receive register full” and “transmit register empty” signals found in the UART and USB ports are typical examples of DMA requests that can be connected to the SDMA. These requests can be used to trigger a specific SDMA channel, or several channels.

There is an OnCE compatible debug port for product development. The OnCE includes support for setting breakpoints, single-step and trace, and register dump capability. In addition, all memory locations are accessible from the debug port.

42.1.2 Features

The following are the SDMA features:

- Multi-channel DMA supporting up to 32 time-division multiplexed DMA channels
- Hardware or software driven triggers for each channel
- 48 hardware driven triggers that can be mapped to any channel.
- Memory accesses including linear addressing, FIFO addressing and 2D addressing
- Fast context-switching with priority-based preemptive multi-tasking
- 16-bit instruction-set micro-RISC engine (the SDMA core)
- Two DMA units with some or all the following features:
  - Auto-flush and prefetch capability
  - Flexible address management (increment, decrement, and no address changes on source and destination address)

  - Misaligned data-transfer support
  - Uni-directional and bi-directional flows (copy mode)
  - Up to eight-word buffers for configurable burst transfers
- Support of byte-swapping and CRC calculations
- An available API and library of scripts
- Little-Endian and Big-Endian modes
- Hardware handshakes for low-power entry sequence
- Security support to lock contents of the SDMA script RAM.
- 4-Kbyte ROM containing startup scripts (for example, boot code) and other common utilities that can be referenced by RAM-located scripts
- 8-Kbyte RAM area is divided into a processor context area and a code space area used to store channel scripts that are downloaded from the system memory
- Debug support, including a OnCE port, real-time monitors, and embedded cross-trigger events
- Supported clock frequencies in process:
  - Configurable clock options for the SDMA core and the AP DMA units
    - 1:2 ratio with maximum of SDMA core running at AP Peripheral Bus speed and DMA running at max DMA frequency.
    - 1:1 ratio when both SDMA core and AP DMA clocks are set to the AP Peripheral Bus speed.
- Peripheral bus interface for configuration register programming by the AP
- The SDMA RISC engine (arithmetic and logic operations, plus CRC acceleration), which is referred to as the “SDMA core.”
- An internal peripheral bus connected to the Shared Peripherals Bus Interface (SPBA) that enables access to up to 14 shared peripherals. SDMA supports 32-bit accesses to word peripherals and 16-bit accesses to half-word peripherals.
- The peripheral DMA unit that is hooked-up to the AP Crossbar Switch to service AP peripherals
- The burst DMA unit is able to perform burst accesses to the external memory
- All the DMA units are 32-bit AHB masters. They are connected to different buses, thus allowing concurrent accesses.

42.2 Functional Description

Figure 42-2 shows the SDMA topology, and is composed of the following components:

- SDMA Core (Section 42.3, “SDMA Core”)
- SDMA Scheduler (Section 42.4, “Scheduler”)
- Functional Units:
  - CRC (Section 42.5.1, “CRC Calculation Unit”)
  - Burst DMA (Section 42.5.2, “Burst DMA Unit”)
  - Peripheral DMA (Section 42.5.3, “Peripheral DMA Unit”)
- AP Control for AP control register access.

- Internal RAM and ROM Memory (Section 42.11, “SDMA Programming Model)
- OnCE debug Port (Section 42.17, “The OnCE Controller”)

The functional unit bus provides access by the SDMA core to the CRC hardware accelerator and the DMA units. The system bus provides access to SDMA internal memory and also supports up to 14 peripherals.



Figure 42-2. SDMA Connections

42.3 SDMA Core

The SDMA core is a customized RISC-like processor that is specifically developed to control DMA units and perform L1 tasks like byte-stuffing or framing. The SDMA core incorporates on-chip debug capability using the OnCE.

The SDMA core is based on a 32-bit register architecture with 16-bit instructions. There are eight general purpose 32-bit registers, four flags (T, LM, SF, and DF), and four PCU registers (PC, RPC, SPC, and EPC) that can address 16,384 16-bit instructions.

42.3.1 SDMA Core Structure

Figure 42-3 shows the structure of the SDMA core. It also shows the different registers, calculation resources, and possible data movements.



Figure 42-3. SDMA Core

- The Program Control Unit (PCU) is described in Section 42.3.2, “Program Control Unit (PCU).” It handles the state of the core and generates the instruction fetch addresses. Instructions are retrieved from the Instruction Bus (IBUS) and stored in the SDMA core instruction register prior to their decoding. The PCU contains the following registers:

  - The Program Counter (PC) contains the address of the current instruction.
  - The Return Program Counter (RPC) contains the address of the instruction that follows a jump to the subroutine.
  - The Start Program Counter (SPC) contains the address of the first instruction of the current hardware loop.
  - End Program Counter (EPC) contains the address of the last instruction of the current hardware loop.
- The other core registers are the general purpose registers (GREGn) and the flags.
  - The general purpose registers can be used to hold data and addresses. They can be loaded with immediate values (for example, 8-bit data that are encoded in the instruction), results of calculations that were performed with the ALU, 32-bit data that comes from the memory or peripherals via the Data Memory Bus (DMBUS), 32-bit data that comes from the DMAs or CRC via the Functional Units Bus (FUBUS) or another general purpose register. Their content can be the operands of the ALU, the data to send on either bus (DMBUS or FUBUS), or a pointer to memory (DMBUS address).
  - The general register 0 (GREG0) is also the hardware loop counter. In hardware loops, it cannot be used for any other purpose. This register uses a dedicated decrement unit (DECR) shown in Figure 42-3.
  - The flags reflect the status of operations:
    - SF and DF are set when the last load or store on either bus (FUBUS or DMBUS) received an error response.
    - LM is set when the core is executing instructions inside a hardware loop.
    - T is set when the ALU operation result was 0 or the loop counter reaches 0 (the latter is preponderant when an ALU operation is the last instruction of a hardware loop).
- The ALU has two operands: any general register and either a second general register or an immediate value. The result is always stored into the first general register. A NOP function can be utilized by moving a register's contents into itself (For example, the instruction: `mov R0,R0`).
- The 16-bit instructions are fetched via the instruction bus (IBUS) whose address is driven by the PC. The SDMA RAM and ROM are visible to the core as 16-bit devices through this interface.
- The memory (RAM and ROM), memory mapped registers, and external peripherals are accessed via the DMBUS. The address is always taken from a general register whose content is added to a 5-bit immediate value. This is the only available addressing mode. The DMBUS is a 32-bit data bus. Except for the peripherals that are external to the SDMA, the address accuracy is the 32-bit word (for example, adding 1 to an address points to the next word, not the next byte).
- The functional units are accessed via the FUBUS connection. The data is exchanged with any general register, but the address (which in fact is the instruction and the selector of the functional unit) comes from an 8-bit field of the corresponding load or store.

42.3.2 Program Control Unit (PCU)

This part of the SDMA core is dedicated to the control of the RISC engine as implied by the instructions that are executed. Its behavior is determined by the instruction type and the inputs of the SDMA. It

contains the PC, RPC, SPC, and EPC registers that are described in Section 42.3.1, “SDMA Core Structure.”

42.3.2.1 Instruction Types

The state sequence and the delay of execution vary according to the type of the instruction. There are six possible categories of instructions, as follows:

1. `standard`—Most of the instructions belong to this category, and always last 1 cycle.
2. `ldf`/`stf`—These are respectively the load and store instructions that access the functional units. They last 1+n cycles where n is the number of wait-states of the targeted functional unit.
3. `ld`/`st`—These are the load and store instructions that access the memory and peripherals. They last 1+n cycles where n is the number of wait-states of the targeted device (1 for the ROM, RAM, and memory mapped registers, 1 + the external peripheral wait-states). These instructions always last at least two cycles, but the core is able to handle them in one cycle. The first wait-state is inserted outside the core.
4. `branch`—These are all the instructions that cause the Program Counter to point to another instruction other than the following one (for example, one that breaks the sequential flow). There are the absolute jumps, the conditional branches, the jump to the sub-routines, and the return from the sub-routine.
5. `loop`-modified load or store—The hardware `loop` instruction modifies the potential behavior of any load or store inside the `loop` (for example, when the LM flag is set). A jump may be implied after any such load or store if it received an error. The error causes an early exit of the loop, which means a jump to the instruction that follows the one that is pointed to by EPC. An additional cycle is required by the PCU to perform the jump (+1 to the `ld`/`st`/`ldf`/`stf` original execution delay). Although there is usually an implicit jump after the last instruction of the loop when the PC goes back to SPC, this is performed at no cycle cost.
6. `done`—The `done`, `yield`, or `yieldge` instructions are used to control channel switching. When no channel switching is performed, these instructions last a single cycle. When there is a change of channel or context switch, the delay is variable and depends on many factors (as detailed in Section 42.4.4, “Context Switching”).

42.3.2.2 PCU States

The PCU state is visible through outputs of the SDMA (see Section 42.18.8.4, “Real-Time Debug Outputs”) or the OnCE status register (see Section 42.17.4.9, “OnCE Status Register (OSTAT)”).

The PCU state is a four-bit field that can take the values shown in Table 42-1. Figure 42-4 shows the possible state transitions and the corresponding conditions.

Table 42-1. PCU States

Value	State	Description
0	Program	The is the usual instruction cycle.
1	Data	This state is inserted when there are wait-states during a load or a store on the data bus (ld/st type).

Table 42-1. PCU States (continued)

Value	State	Description
2	Change of Flow	This is the second cycle of any instruction that breaks the sequence of instructions (branch and done types). This state lasts only a single cycle; it is always followed by the Program state.
3	Error in Loop	This state is used when an error causes a hardware loop exit (loop-modified load or store type). This state only lasts a single cycle; it is always followed by the Program state.
4	Debug	he SDMA is stopped in debug mode.
5	Functional Unit	This state is inserted when there are wait-states during a load or a store on the functional units bus (ldf/stf type).
6	Sleep	No script is running: The core is idle after saving the last channel context.
7	Save	The context switch FSM is saving the current channel.
8	Program in Sleep	Same as Program except there is no associated channel, this state is used when instructions are executed after entering debug mode, whereas the core was in either Sleep mode.
9	Data in Sleep	This is the same as Data except there is no associated channel.
10	Change of Flow in Sleep	This is the same as Change of Flow except there is no associated channel. This state only lasts a single cycle, and is always followed by the Program in Sleep state.
11	Error in Loop in Sleep	This is the same as Error in Loop except there is no associated. channel. This state only lasts a single cycle, and is always followed by the Program in Sleep state.
12	Debug in Sleep	This is the same as Debug except the core was put in debug mode when no channel was active.
13	Functional Unit in Sleep	This is the same as Functional Unit except there is no associated channel.
14	Sleep after Reset	This shows that no script is running, and the core is idle after a reset. When a channel becomes active, no context is restored but the core starts its boot program located at address 0 (or the address available in register in Section 42.10.3.22, “Channel 0 Boot Address (CHN0ADDR)”).
15	Restore	The context switch FSM is restoring the next channel context.



Figure 42-4. PCU State Diagram

42.3.3 SDMA Core Memory

The SDMA has two memory spaces: one for the instructions and one for the data. As both spaces share the same resources (ROM and RAM devices), the system bus manages possible conflicts when the core accesses the same resource for both an instruction read and a data read or write. Program and data memory is further described in Section 42.11.5, “Address Space.”

Instructions of 16-bit width are stored in 32-bit wide devices and can be accessed as data. The mapping is Big Endian: an even instruction address (terminated by 0) accesses the most significant part of the 32-bit data (bits [31:16]), and an odd instruction address (terminated by 1) accesses the least significant part of the 32-bit data (bits [15:0]). Instructions can be fetched out of internal ROM or RAM.

Data can be read from ROM, RAM, memory mapped registers, and external peripherals, and written to the same devices (except the ROM).

The ROM contains bootload scripts, channel scripts, and common subroutines which may be referenced by channel scripts elsewhere in the ROM or RAM.

The RAM is divided into a context area and a code space area which may be used to store channel scripts. The RAM contains undefined values after a hardware reset. Channel scripts and initial context values are downloaded into RAM using channel 0 which is reserved for bootload functions.

42.4 Scheduler

All channel scheduling hardware is included in the Scheduler.

42.4.1 Primary Functions

The scheduler is a hardware-based design used to coordinate the timely execution of 32 virtual DMA channels by the SDMA core on the basis of channel status and priority. The scheduler performs the following functions:

- Monitors, detects, and registers the occurrence of any one of the 48 DMA requests
- Links a specific request to a channel or group of channels (channel mapping)
- Ignores requests that are not mapped to a previously configured channel
- Maintains a list of all the channels that are requesting service
- Assigns a pre-programmed priority level (1 of 7) to every channel requesting service
- Detects and flags overrun/underrun conditions

42.4.2 Channels and DMA Requests

42.4.2.1 Channels

A Virtual Channel (hereafter simply called a channel) manages a flow of data through the SDMA. Flows are typically unidirectional. The SDMA can have up to 32 simultaneously operating channels, numbered from 0 to 31. Channel 0 is usually dedicated to control the SDMA script downloading. All the channels can be assigned by the AP software.

42.4.2.2 DMA Requests

A DMA request is caused by externally (for example, external to the SDMA) controlled conditions (for example, UART receive FIFO reaches a threshold). The SDMA currently supports up to 48 DMA requests.

42.4.2.3 Mapping from DMA Requests to Channels and Priorities

A channel can stall waiting on a single DMA request. A single DMA request can awake more than one channel (in fact, any request can awake any combination of channels). The mapping between DMA requests and channels is program-controlled. There is a storage element assigned for each of the 48 requests that contains a bitmap table of the channels that are awakened by the event. Every channel also has a three-bit register that indicates its priority.

42.4.3 Scheduler Functional Description

Section 42.4.3.1, “Scheduler Overview” describes the behavior of the SDMA scheduler—from the channel enabling conditions to the highest priority pending channel selection.

42.4.3.1 Scheduler Overview

The scheduler algorithm is built in hardware. It is provided with possibilities for the AP to control its behavior. Figure 42-5 shows a functional overview. The scheduler processes incoming DMA requests, maps detected requests to 0, one, or several channels, maintains a list of channels that are requesting service (pending channels), identifies the top priority and its associated channel, and selects the next active channel when the current channel yields.



Figure 42-5. SDMA Hardware Scheduler

42.4.3.2 DMA Requests Scanning

The scheduler contains a 48-bit edge detection device that detects the rising edge of every DMA request and transmits the request number to the next stage. The DMA requests are assumed to be generated on the same reference clock as the SDMA core clock; they are detected as soon as the signal goes from a 1-to-n-cycles low state to a 1-to-m-cycles high state.

This system is able to detect single-cycle pulses as well as level-based DMA requests such as a FIFO threshold crossing. In this case, the SDMA provides a memory mapped register that can be used by the channel script to monitor the DMA requests lines, and thus determines whether the data transfer is done or not done, and then continues with the transfer or closes the channel.

When several DMA requests are detected at the same time, they are forwarded to the next scheduler stage at the rate of one request per cycle. No request is lost.

Figure 42-6 shows examples of valid DMA requests.



Figure 42-6. Examples of Valid DMA Requests

The DMA request inputs are connected to various sources that depend on the SoC. The exact list of DMA request inputs and their associated number is available in each respective project-specific chapter.

42.4.3.3 Mapping DMA Requests to Pending Channels

Whenever a DMA request is detected by the first stage, its number is used in the second stage to determine the channels that have to be activated. This is performed with an array of 48 registers that are 32 bits wide: There are 48 Channel Enable Registers (CHNENBLn), one register per DMA request. The DMA request number selects the Channel Enable Registers, and every bit of this 32-bit register indicates that the corresponding channel must be activated when it is a 1.

This information is passed on the EP register. For every bit of the Channel Enable Register that is set, the corresponding bit of the EP register is also set, and the remaining bits of EP are left unchanged. The transformation of EP is summarized by Equation 42-1:

$$EP = EP \text{ or } CHNENBLn \qquad \textit{Eqn. 42-1}$$

The EP register is used to know which channels require service because they received a DMA request.

Typical contents of the CHNENBLn registers are all 0s, except for a single bit set. For example, a DMA request triggers one channel, but all 0s or several 1s are possible. One DMA request could activate several channels, and the channel execution sequence can be controlled by the channel priorities and numbers, as explained in the next sections. Table 42-2 illustrates an example configuration.

NOTE

From the table, the DMA request 0 is programmed to simultaneously trigger channels 0, 1, and 31. Also, DMA requests 30-47 are not used in this example. The remaining channels 2 to 30, are configured to be triggered by DMA requests 29 to 1, respectively.

Table 42-2. Channel Enable RAM Programming Example

DMA Request Number	Channel (31 … 0)
0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1
1	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
3	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
4	0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
5	0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
6	0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
7	0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
8	0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
9	0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
10	0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
11	0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
12	0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
13	0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
14	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
15	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
16	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
17	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
18	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
19	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
20	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
21	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
22	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
23	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
24	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
25	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
26	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
27	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
28	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0
29	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0
30	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 42-2. Channel Enable RAM Programming Example (continued)

DMA Request Number	Channel																															
	31																															0
31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
33	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
34	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
35	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
36	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
37	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
39	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
41	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
42	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
43	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
44	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
45	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
46	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
47	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

42.4.3.4 Channel Overflow

A channel overflow occurs when a DMA request requires service from channel *n* by setting bit *n* of the register EP, but this bit is already set, meaning channel *n* is already pending. This can come from an overrun/underrun condition. This detection is possible only when the DMA requests are pulses, because a level-based DMA request stays high until it is serviced, even though an underrun or overrun condition occurs, thus preventing another edge detection of the DMA request.

The channel overflow information is saved in the 32-bit CHNERR register (1 bit per channel). You can configure the SDMA to trigger an interrupt to the AP when there are 1s in CHNERR. Every bit of CHNERR is masked with the corresponding bit of INTRMASK and if it gives a 1, the corresponding bit of INTR is set, triggering the interrupt.

42.4.3.5 Runnable Channels Evaluation

The EP register is used in conjunction with several other 32-bit registers to determine the channels that are runnable. Registers EO, DO, HO and HE, are controlled by the AP. EP is controlled by the DMA requests and their mapping to channels.

Several channels may be runnable at any given time. The i^{th} channel is runnable if (and only if) the condition below is true:

(HE[i] or HO[i]) and (DO[i]) and (EP[i] or EO[i]) ***Eqn. 42-2***

After reset, the HE[i], HO[i], EP[i], and EO[i] bits are all cleared whereas the DO[i] bits are all set. The functions associated with DO are not available for this device. When DO[i] is set, the scheduler condition becomes:

(HE[i] or HO[i]) and (EP[i] or EO[i]) ***Eqn. 42-3***

The registers in these equations are controlled as follows:

- AP (host) channel enable flag HE[i] may be set or cleared by the AP with the HSTART and STOP_STAT registers. It can also be cleared by the i^{th} channel script.

  Typical usage is for the AP to set this flag to activate the channel. The flag is cleared by the SDMA core when the transfer is done.
- Externally triggered channel pending flag EP[i] is set by the scheduler when the channel was activated by a DMA request. It can be cleared by the i^{th} channel script.
- The AP channel override flag HO[i] may be set or cleared by the AP. When set, it enables the i^{th} channel to run without the involvement of the AP.

  Typical usage is for the AP to set this flag for channels that do not need AP supervision such as channels that are controlled by DMA request events (EP).
- DO should always be set to 1 so that the runnable channel evaluation considers only HO, HE, EP, and EO.
- Externally triggered channel override flag EO[i] may be set or cleared by the AP. When set, it prevents the i^{th} channel from stopping and stalling on incoming peripheral DMA requests. This is the case when the channel is not handling data transfers with peripherals (for example, a memory to memory transfer).

The SDMA can clear the HE[i], and EP[i] bits by means of a `done` or `notify` instruction. The `done` instruction causes a reschedule; thus, enabling another channel to preempt the current one, while the `notify` instruction does not. The `done` and `notify` instructions can clear either HE[i] or EP[i] (never more than one at a time).

Table 42-3. Runnable Channel Selection Control

Register	Set by	Cleared By
HO	Write to HOSTOVR register	Write to HOSTOVR register
HE	Write to HSTART register	Write to STOP_STAT register or by the channel script with the `done` or `notify` instructions.
DO	Write to DSPOVR register	Write to DSPOVR register
EO	Write to EVTOVER register	Write to EVTOVER register
EP	Set by external DMA request event input.	By the channel script with the `done` or `notify` instructions

42.4.3.6 Next Channel Decision Tree

The next channel number is computed from the runnable channels list, the current channel number, and their respective priorities. It is re-evaluated every cycle, but is only used when the current channel yields or terminates by executing a `yield`, `yieldge`, or `done` instruction.

The decision tree is based on the selection of the runnable channel that has the highest priority. The highest priority channel is selected according to the following rules:

- Runnable channels are sorted by priority.
- If one of the channels with the highest priority had been preempted by a channel with a higher priority, but did not want to yield to a channel of the same priority (for example, it executed a `yield`, not a `yieldge`), it is elected as the next channel.
- The channels that belong to the highest priority group are sorted by their number and the channel that has the highest number in this group becomes the next channel. For example, if priorities are the same, channel 31 will be selected before channel 30.

When the current channel requires a reschedule with a `yield`(`ge`) or a `done` instruction, the context switch decision is based on the instruction parameter, the current channel number and priority, and the next channel number and priority. The possible cases are all listed in the Table 42-4. The grayed cells in Table 42-4 correspond to unusual cases that should not occur with a typical usage of the SDMA.

Table 42-4. Channel Switching Decision with a yield, yield(ge), or done

Instruction	Current Channel	Next Channel	Priorities Comparison	New Running Channel/Comments
`yield` (done 0)	Runnable	Not runnable	none	Current
	Runnable	Runnable	Current > Next	Current
			Current = Next	Current
			Current < Next	Next[1]
	Not runnable	Not runnable	none	none[2] (occurs when the channel was disabled by the AP)
	Not runnable	Runnable	none	Next[1] (occurs when the channel was disabled by the AP)
`yieldge` (done 1)	Runnable	Not runnable	none	Current
	Runnable	Runnable	Current > Next	Current
			Current = Next	Next[1]
			Current < Next	Next[1]
	Not runnable	Not runnable	none	none[2] (occurs when the channel was disabled by the AP)
	Not runnable	Runnable	none	Next[1] (occurs when the channel was disabled by the AP)

Table 42-4. Channel Switching Decision with a yield, yield(ge), or done (continued)

Instruction	Current Channel	Next Channel	Priorities Comparison	New Running Channel/Comments
done (done >1)	Not runnable	Not runnable	none	none[2]
	Runnable	Not runnable	none	Current[3] (occurs when the done instruction does not disable the channel runnable condition)
	Not runnable	Runnable	none	Next[1]
	Runnable	Runnable	none	Current[3] (occurs when the done instruction does not disable the channel runnable condition)

1 Current channel script execution is stopped, its context is saved; the next channel context is restored and its script execution resumes

2 Current channel context is saved and SDMA enters IDLE mode

3 Current channel context is saved, then restored, and the current channel script resumes execution

Finally, when the SDMA is in IDLE mode and a runnable channel is elected as the next channel, its context is immediately restored and the script execution resumes.

The *combinatorial-decision* tree supports dynamic modifications of the EP, EO, HE, HO, and DO flags as well as dynamic modifications of the channel priorities. The propagation times are detailed in Section 42.4.3.8, “Scheduler Pipeline Timing Diagram.”

The decision tree status is available in the PSW register, which is continuously updated. It contains the next channel priority, the next channel number, the current channel priority, and the current channel number. When a priority is read as 0, it means the channel is not runnable.

A few examples of decisions are presented below:

- Channel 31 is running with priority 5, channels 13 and 24 are pending with the same priority 5; channel 24 is eligible as the next channel since 24 > 13.
- Channel 31 is running with priority 7, channels 13 and 24 are pending with priority 5; channel 31 is the next channel because its priority is greater than the other pending channels.
- Channels 7, 23, and 29 are pending with the same priority. Channel 7 is active and runs a `yieldge`; it is preempted by channel 29. After a period, channel 29 runs a `yieldge`; it is then preempted by channel 23 which is the selected channel, because channel 29 is the current channel. Later, channel 23 runs a `yieldge` and is preempted by channel 29. Channels 23 and 29 will go on switching after every `yieldge` until one of them terminates. It is only at that point that channel 7 becomes eligible again.
- Channel 11 is running with priority 3, and channel 15 is pending with priority 4. When the channel 31 script executes a `yield` instruction, it gets preempted by channel 15; then channels 6 and 18 with priority 3 become pending. Because channel 11 was preempted after executing a `yield` and there is no pending channel with a strictly greater priority, it is eligible as the next channel (although its number 11 < 18).

42.4.3.7 Scheduler State Diagram

The Figure 42-7 summarizes the behavior of the SDMA scheduler with details about the exact mechanism of the priority decision tree. It is important to understand the scheduler is a hardwired pipeline, which means all the stages are performed simultaneously every cycle, but a change on any given stage is reflected on the next stage after the delays presented in Section 42.4.3.8, “Scheduler Pipeline Timing Diagram.”



Figure 42-7. Scheduler State Diagram

42.4.3.8 Scheduler Pipeline Timing Diagram

The SDMA scheduler process of DMA-request and control-register modifications is not immediate. Figure 42-8 shows the exact delays of all the tasks. The reference clock is the SDMA core clock.



Figure 42-8. Scheduler Timing Diagram

Two numbers can be inferred from this timing diagram. First, it takes six SDMA core clock cycles to update the next channel from a DMA request. Second, it takes three SDMA core clock cycles to update the next channel from a direct modification of the condition registers (EP, DO, HE, or HO) by any processor. The processors that can modify these bits include SDMA with a done instruction or the AP with a write access through the corresponding control port on their respective peripheral bus).

42.4.3.9 Channel-DMA Request Mapping

The 48 DMA request inputs to the SDMA scheduler are listed in project-specific chapters. See the respective chapters for this information.

42.4.3.10 Examples: How to Start a Channel

A channel can be started when Equation 42-2 is true for channel *i*:

(HE[i] or HO[i]) and (DO[i]) and (EP[i] or EO[i])

Once this equation is true, the scheduler can start this channel according to the priority of all pending channels. Several examples of configuration are listed below:

1. To start a channel triggered by AP software:
   - Initially, configure HO[i]=0, DO[i]=1, and EO[i]=1 using registers indicated in Table 42-3.
   - AP software triggers the channel by writing to the HSTART register to set HE[i]=1, thereby setting Equation 42-2 true.
2. To start a channel triggered by DMA request event.
   - Initially, configure HO[i]=1, DO[i]=1, and EO[i]=0 using registers indicated in Table 42-3.

— The DMA request is asserted to trigger the channel by setting EP[i]=1, which makes Equation 42-2 true.

42.4.4 Context Switching

On execution of a `done` or `yield`(`ge`) instruction, the current channel may be changed either because it has finished (which necessarily happens when the `done` instruction is executed), or it was preempted by a higher priority channel (which is possible but not systematic when the `yield`(`ge`) is executed).

Upon a channel change the SDMA goes through a context switch procedure. When the current channel yields or ends, the context for that channel is saved into the context RAM locations for that channel. When the next channel starts running, its context is first restored from RAM.

Since context RAM is not yet initialized by reset, there will be no context restore at the beginning of the first channel (bootload channel) run after reset. It is expected that the bootload channel will be used to initialize the context for all other channels. When the bootload channel finishes running or yields, SDMA will enter its SAVE state and save that channel's context into RAM. Then, if the bootload channel is called again later, the context will be restored from RAM when the channel starts again.

The context structure for each channel is defined in Section 42.11.4, "Context Switching." and Table 42-41 on page 42-73. There will be one context area reserved for each channel. When a channel ends or yields, the SDMA core registers are automatically saved into the context RAM and later restored from the context RAM when the channel is next run. The total RAM space reserved for 32-channel contexts is either 3K or 4K depending on whether the SMSZ bit is set in the CHN0ADDR register, which enables an additional 8 words of scratch RAM for each context.

42.4.4.1 Context Switch Modes

The exact procedure to save the context of the old channel, and to restore the context of the new channel depends on the context switch mode selected by the AP in the CONFIG control register. The following are the context switch modes:

- By default, the "dynamic" context switch is set. This mode provides the most efficient context switch for an average of eight cycles to stop the current channel, save its context, restore the next channel context, and resume its execution. It consists of saving modified registers of the current channel in the background (for example, during the channel execution)—which leaves very few registers to save when the switch is decided—resuming execution of the next channel as soon as possible (for example, when the minimal set of registers is restored), and continuing the restore phase during this execution.
- In "dynamic with no loop" mode, the same principle is followed except the modified registers are only saved in the background when the loop flag is not set. This mode offers almost the same effectiveness as the previous one, but it prevents the system from accessing the RAM during loops to save power. This is the recommended mode for an efficient context-switch when the loop bodies are short.
- In "dynamic power" mode, no background saving is performed, which reduces power consumption to the minimum. The modified registers are only saved when the context switch starts. The restore

phase is the same as before. This is the mode that achieves the optimal power consumption at the cost of a slower context-switch.

- In a “static” context switch, all the registers are saved when a context switch is decided, and all the registers are restored before starting the execution of the new channel. This mode enables a predictable behavior of the context switch since all the registers are restored prior to the channel start and all registers are saved after the channel termination.

NOTE

Static context mode should be used for the first channel called after reset to ensure that the all context RAM for that channel is initialized during the context SAVE phase when the channel is done or yields. Subsequent calls to the same channel or different channels may use any of the dynamic context modes. This will ensure that all context locations for the bootload channel are initialized, and prevent undefined values in context RAM from being loaded during the context restore if the channel is re-started later.

42.4.4.2 Context Switch Procedure

The Program Control Unit goes into the *save* state, the current context is spilled into memory, and the next channel context is restored according to the context-switch mode that was selected by the AP.

The context switch procedure is as follows:

1. Load the current context’s spill base address.
2. Spill the modified registers of the current channel to memory according to the selected context switch mode while the channel is running.

   On a `done` or `yield(ge)` that causes the channel preemption, the PCU goes into the *save* state. In *static* mode, all the registers are saved; whereas, in either *dynamic* mode, the registers that were modified but not yet saved are then saved, and the PCU registers and flags are finally saved.
3. Put the SDMA core into *sleep* and wait for new channels to be serviced. This step is skipped if there are pending channels when the current channel is saved.

   As soon as there is at least one pending channel, the PCU goes into its *restore* state to restore the context of the channel that was elected by the scheduler.

   Once a channel is elected, it remains the current channel until its script requests a rescheduling operation with a `done` or `yield(ge)` instruction. That means the current channel cannot be modified by the AP, even if it is no more runnable or if its priority is modified.

   The AP can however force a reschedule by writing the corresponding bit in the CONFIG register, which has the same effect as if the script had executed a `done` instruction. That feature should only be used to stop the SDMA in emergency cases.
4. Load the context base-address of the new channel.

   In “static” mode, all the registers are restored. In either “dynamic” modes, only the PCU registers are restored.

   The new channel is running. In “static” mode, no more activity regarding context restoring or saving is performed. In either “dynamic” modes, the registers are restored in the background every time an access to the context RAM is possible, and priority is given to restoring the registers that

are required by the next instruction to be executed. When a register has not been restored and the next instruction needs it, this instruction gets stalled until the register was restored.

In “dynamic” and “dynamic with no loop” modes, background saving of dirty registers is performed every time an access to the context RAM is possible and allowed by the context switch mode.

NOTE

The contents of a channel context space in the context RAM depends on the selected context switch mode. In “dynamic” and “dynamic with no loop” modes, the contents of the context RAM tend to match the contents of the SDMA registers (except for the PCU registers and flags that are never saved in the background). In “dynamic power” and “static” modes, the contents of the context RAM remain unchanged until the channel terminates with a `done` or gets preempted.

42.4.4.3 Context Map in Memory

See Section 42.11.4, “Context Switching.”

42.5 Functional Units

The functional units are small systems that are used by the SDMA core to perform complex calculations like the CRC unit, or to handle data transfers between the core and a bus domain external to the SDMA.

The SDMA core is able to control and exchange data with these systems by sending instructions and reading or writing data from/to the functional units’ registers via the FUBUS. This is done with the `ldf` and `stf` instructions.

The following sections provide introductions to the available functional units. Section 42.16, “Functional Units Programming Model” provides descriptions the functional units’ behaviors.

42.5.1 CRC Calculation Unit

The Cyclic Redundancy Check (CRC) unit can perform CRC calculation. A single byte of data can be processed every cycle, but up to four bytes can be simultaneously loaded.

The CRC unit supports the following set of polynomials:

```
CRC32:   X^32+X^26+X^23+X^22+X^16+X^12+X^11+X^10+X^8+X^7+X^5+X^4+X^2+X+1
CRC16:   X^16+X^15+X^2+1
CCITT16: X^16+X^12+X^5+1
IS136:   X^12+X^10+X^8+X^5+X^4+X^3+1
CRC10:   X^10+X^9+X^5+X^4+X+1
CRC8:    X^8+X^2+X+1
parity:  X^8+1
```

42.5.1.1 CRC Structure

Figure 42-9 describes the overall structure of the CRC unit and introduces its registers that are accessible by the SDMA core via the FUBUS.



Figure 42-9. CRC Structure

42.5.1.2 CRC Data Processing

CRC processing requires the following three stages:

1. The preliminary initialization stage consists of selecting the desired polynomial, and storing the initialization pattern into the checksum register.
2. Data processing itself, which comes to feeding incoming bytes to the CRC input FIFO — bytes can be written one at a time (8-bit write access from the SDMA core), by pairs (16-bit write), or groups of four (32-bit write). One byte is processed every cycle: Any subsequent access may stall the SDMA core until completion of the previous calculation.
3. The CRC result (or checksum) can be retrieved at any time, but all data must be processed before it is made available.

42.5.1.3 CRC Registers

The CRC enables reading and writing to three register addresses, which trigger the operations described in Section 42.5.1.2, "CRC Data Processing." The following are the three registers:

- *CA (CRC algorithm)*—The CA selects the desired polynomial. Reading and writing this register correspond to retrieving and changing the polynomial.
- *CS (CRC checksum)*—Writing to this register initializes the checksum accumulator, and reading this register yields the result from the CRC calculation (the result width depends on the polynomial size).
- *CF (CRC FIFO)*—Writing to this register loads the data into the input FIFO and triggers the CRC calculation process. It is not possible to read this register.

42.5.1.4 CRC Summary

Every operation mentioned in Section 42.5.1.3, "CRC Registers" takes time to be executed by the CRC unit. When the CRC receives a command, it immediately acknowledges the SDMA core provided it is not

busy completing a previous operation. Therefore, wait-states are inserted by the CRC when a command succeeds another command that is not yet competed. Table 42-5 lists the number of cycles that the CRC takes to execute every possible command. When an operation lasts one cycle, it means the CRC is able to process another command in the next clock cycle (for example, no wait-state is inserted by the CRC because of the former operation that is processing).

Table 42-5. CRC Processing Summary

Operation	Command	Delay	Comments
Set the polynomial	Write CA	1	
Retrieve the polynomial	Read CA	1	
Initialize the checksum	Write CS	1	
Retrieve the checksum	Read CS	1	
Store 1 byte to process	Write CF	1	
Store 2 bytes to process	Write CF	2	CRC is busy for 1 cycle
Store 4 bytes to process	Write CF	4	CRC is busy for 3 cycles

42.5.2 Burst DMA Unit

The burst DMA unit enables the SDMA core to perform data transfers to and from the AP memory. It is optimized for accessing SDRAM-like devices. It does not provide control to assign a privilege level to the DMA access. The burst DMA unit provides the SDMA with means to do the following:

- Perform up to 8-beat read and write bursts to the AP memory, which optimizes throughput when accessing SDRAM-type devices because of an internal, 36-byte FIFO
- Access the AP memory at once or twice the SDMA core frequency
- Copy data from one AP memory location to another AP memory location at the AP bus speed, which provides a very high throughput
- Control the method for addressing the AP memory (automatic increment of addresses or frozen addresses—the former aimed at accessing RAM-like memory and the latter aimed at accessing single-address FIFOs)
- Enable or disable automatic prefetch when reading data from the AP memory. When the prefetch mode is selected, the burst DMA automatically triggers external bursts to fill its FIFO without waiting for the SDMA core to request the corresponding data, greatly improving throughput.
- Rely on the DMA to automatically flush its FIFO content when there is enough data to generate an 8-beat burst to the AP memory. Or, it forces a flush when a data transfer must terminate.

  In the former case, the SDMA core may only be stalled when it tries writing data and there is not enough room left in the FIFO. In the latter case, the core is stalled until the data is effectively written to the AP memory.

  In automatic flush mode, the core receives an acknowledge that does not reflect the actual error status when the data is effectively written into the AP memory. This error status is retrieved by a later access to the burst DMA. Terminating a write data transfer with a forced flush command guarantees that any bus error to the AP memory is caught.

- Handle address alignment issues between the AP memory map and the SDMA core data. This enables the core to read or write 32-bit data from the burst DMA, whereas the corresponding AP address is not 32-bit aligned. This drastically improves the SDMA scripts' efficiency since the same loop that transfers 32 bits at a time can be used regardless of the start and end addresses in the AP memory space.

This unit structure and registers are described in Section 42.5.2.1, "Burst DMA Structure" and Section 42.5.2.2, "Burst DMA Registers."

42.5.2.1 Burst DMA Structure

The burst DMA is depicted in Figure 42-10. It is essentially made up of a 36-byte FIFO, address registers, and a controlling state-machine. The 36-byte FIFO enables eight-word buffering with address alignment, and the state-machine manages clock adaptation when required.



Figure 42-10. Burst DMA Structure

42.5.2.2 Burst DMA Registers

There are four registers, as follows, that may be accessed from the SDMA core:

- MSA (Memory Source Address) — Holds the source byte address in the AP memory map for reading data from this location. This register is automatically modified every time the core reads new data from the FIFO.

- MDA (Memory Destination Address) — Holds the destination byte address in the AP memory map for writing data to this location. This register is automatically modified every time the core writes new data into the FIFO.
- MD (Memory Data) — Labels the 36-byte FIFO access point: Reading a byte, halfword, or word from MD respectively retrieves the first 1, 2, or 4 bytes of the FIFO (for example, the bytes that were stored first by the DMA state-machine when transferring data from the AP memory).

  When the FIFO does not hold as many bytes as required by the SDMA core, the core is stalled until the missing bytes are read from the AP memory. In the case of prefetch mode, the DMA controller decides when it should start a burst to AP memory in order to reduce the risk to not have the required data for the future accesses of the core. When there is no prefetching, a burst is triggered when the required data is not available in the FIFO.

  Writing a byte, halfword, or word to MD stores 1, 2, or 4 bytes, respectively, at the end of the FIFO (for example, these bytes are transmitted to the AP memory after all the other bytes that were previously stored in the FIFO). When the FIFO does not have enough room left to hold the written data, the SDMA core is stalled until a sufficient amount of FIFO contents are flushed out to the AP memory. Flushing is decided by the DMA controller when there are enough bytes in the FIFO to perform the largest allowed burst to AP memory (the exact size depends on the burst start address and the AHB 1 Kbyte boundary rule). However, the SDMA core has the ability to force the flushing operation at any time, for example, when at the end of the data transfer, prior to channel closure.
- MS (Memory Setup) — Contains the state of the burst DMA control, the two flags that define whether each address register is incremented after every access to the external memory, and another flag that is set when a bus error occurred.

42.5.2.3 Data Transfers

Three typical usages have been identified that involve the burst DMA: the data transfer startpoint, the endpoint, or both. Every case requires a different procedure, as listed in the following sections:

42.5.2.3.1 Data Retrieval from the AP Memory

The following steps retrieve data from AP memory using the burst DMA unit:

- Set up the MS flags to reflect the mode for the source address (incremented or frozen according to the type of accessed device: memory or peripheral FIFO), then initialize the source address register itself (MSA).
- Read data from the FIFO using the *ldf MD* instruction as many times as needed. If an error occurred during the fetch from AP memory, the DMA control tags the error status on the data and the SDMA core SF flag is set when reading this data from the FIFO.

42.5.2.3.2 Storing Data Into the AP Memory

The following steps store data from AP memory using the burst DMA unit:

- Set up the MS flags to reflect the mode for the destination address (incremented or frozen according to the type of accessed device: memory or peripheral FIFO), then initialize the destination address register itself (MDA).

- Store data into the FIFO using the *stf MD* instruction as many times as needed.
- When the transfer is finished and if the DMA worked in automatic flush mode, force the flush of the FIFO. This instruction is stalled until all the FIFO data is effectively sent to the AP memory and the error status of the transfer is available in the DF flag.

42.5.2.3.3 Transferring Data Between Two AP Memory Locations

The following steps copy data between two AP memory locations using the burst DMA unit:

- Set up the MS flags to reflect the modes for the source and destination addresses (all the combinations are possible), then initialize the source address register (MSA) and the destination address register (MDA). Both addresses must be word-aligned.
- Use as many *stf MD* instructions with the *COPY* flag as needed. Every instruction triggers a burst read of a given number of words from the source address (this number is provided to the burst DMA via the SDMA core general purpose register, which is referenced in the *stf* instruction). Once all the data is loaded into the FIFO, the DMA empties it with a write burst of the same count to the destination address. The DMA acknowledges prior to instruction completion, which frees the SDMA core for other tasks at no delay cost.
- Once the transfer is done, there should be a final access to the burst DMA to check the error status.

42.5.3 Peripheral DMA Unit

The peripheral DMA unit is the second functional unit that connects the SDMA to the AP memory. Unlike the burst DMA, it does not support burst transfers and is optimized for accessing peripherals. It does not provide control to assign a privilege level to the DMA access. Its feature list comprises the following:

- Access to the AP peripherals or memory at once or twice the SDMA core frequency
- Data copy from one AP memory location to another AP memory location at memory bus speed, improving throughput
- Control of the method for addressing the AP memory (automatic increment or decrement of addresses or frozen addresses, the first ones aimed at accessing RAM-like memory and the last one aimed at accessing single-address FIFOs)
- Selectable automatic prefetch when reading data from the AP memory. In prefetch mode, the peripheral DMA automatically fetches another data—without waiting for the SDMA core to request it—when its data register is empty, which improves the throughput
- Selectable automatic flush. In this mode, the SDMA core may only be stalled when it tries writing data and the previous write operation is not finished yet; whereas, in forced flush mode, the core is stalled until the data is effectively written to the AP memory.

  In automatic flush mode, the core receives an acknowledge that does not reflect the actual error status when the data is effectively written into the AP memory or the peripheral. This error status is retrieved by a later access to the peripheral DMA. Terminating a write data transfer with a forced flush command guarantees that any bus error to the AP memory has been caught.

This unit structure and registers are described in Section 42.5.3.1, “Peripheral DMA Structure” and Section 42.5.3.2, “Peripheral DMA Registers.”

42.5.3.1 Peripheral DMA Structure

The peripheral DMA is shown in Figure 42-11. It is made up of a 32-bit data register, two address registers, and a controlling state-machine. The state-machine manages clock adaptation, when required.



Figure 42-11. Peripheral DMA structure

42.5.3.2 Peripheral DMA Registers

According to Figure 42-11, the peripheral DMA has four registers that may be read or written by the SDMA core:

- *PD (Peripheral Data)* is the DMA 32-bit data register.
- *PSA (Peripheral Source Address)* holds the source byte address in the AP memory map for reading data from this location. This register is automatically modified every time the core reads a new data from PD.
- *PDA (Peripheral Destination Address)* holds the destination byte address in the AP memory map for writing data to this location. This register is automatically modified every time the core writes a new data into PD.
- *PS (Peripheral Setup)* contains the state of the peripheral DMA control, two configuration fields that define the way address registers are modified after every data access, two additional configuration fields that define the data size to access the source and destination devices, and another field that contains the latest transfer error status.

42.5.3.3 Peripheral DMA Data Transfers

There are three typical usages that involve the peripheral DMA, whether it is the data transfer start-point, endpoint, or both. Every case requires a different procedure, as described in Section 42.5.3.3.1, "Data Retrieval from the AP Memory or Peripheral," Section 42.5.3.3.2, "Storing Data into the AP Memory or Peripheral," and Section 42.5.3.3.3, "Transferring Data Between Two AP Memory Locations."

42.5.3.3.1 Data Retrieval from the AP Memory or Peripheral

The following steps retrieve data from AP memory using the peripheral DMA unit:

- Set up the PS fields to reflect the mode and data size for the source (incremented, decremented, or frozen address register; 8-bit, 16-bit, or 32-bit data transfers), then initialize the source address register itself (PSA) with an address that is aligned to the programmed data size.
- Read data from PD using the `ldf PD` instruction as many times as needed. If an error occurs during the fetch from the AP memory or peripheral, the DMA control tags the error status on the data and the SDMA core SF flag is set when reading this data from PD.

42.5.3.3.2 Storing Data into the AP Memory or Peripheral

The following steps store data to AP memory using the peripheral DMA unit:

- Set up the PS fields to reflect the mode and data size for the destination (incremented, decremented, or frozen address register; 8-bit, 16-bit, or 32-bit data transfers), then initialize the destination address register itself (PDA) with an address that is aligned to the programmed data size.
- Store data into PD using the *stf PD* instruction as many times as needed.
- When the transfer is finished and if the peripheral DMA worked in automatic flush mode, force the flush of PD. This instruction is stalled until PD contents are effectively sent to the AP memory or peripheral, and the error status of the transfer is available in the DF flag.

42.5.3.3.3 Transferring Data Between Two AP Memory Locations

The following steps copy data between two AP memory locations using the peripheral DMA unit:

- Set up the PS fields to reflect the modes and data size for the source and destination addresses (all the combinations of addressing modes are possible, but both data sizes must be identical), then initialize the source address register (PSA) and the destination address register (PDA). Both addresses must be aligned with the programmed data size.
- Use as many *stf PD* instructions with the *COPY* flag as needed. Every instruction triggers a single read from the source address; a single write of the received data immediately follows. The DMA acknowledges prior to instruction completion, which frees the SDMA core for other tasks at no delay cost.
- Once the transfer is done, there should be a final access to the peripheral DMA to check the error status.

42.6 SDMA Security Support

The SDMA provides support to SDMA software to block unauthorized updates to the scripts in RAM.

SDMA supports the following Security modes:

- Open Mode: has full control to load scripts and context into SDMA RAM. This is the default mode.
- Locked Mode: The AP loads scripts and channel contexts at startup when it is still executing known safe software. When finished, it locks the SDMA to prevent further updates to RAM and selected registers. More details described in Section 42.6.1, “Locked Mode.”

There is no SDMA Privilege signal associated with the Peripheral DMA interface.

42.6.1 Locked Mode

The LOCK bit in the SDMA_LOCK register provides support for SDMA scripts to freeze RAM contents after the initial bootload routine to prevent future unauthorized updates to SDMA RAM. After initial RAM contents are uploaded, AP software can set the LOCK bit to secure the RAM contents to prevent future updates by an unauthorized. After the LOCK bit is written with a ‘1’, the SDMA is “locked” until reset.

The LOCK bit can be read in the SDMA’s internal memory map in the LOCK register (see Section 42.12.3.20/42-98). SDMA scripts which load information into RAM can check the value of the LOCK bit to determine if an upload to RAM is allowed. If not allowed, the script can refuse to allow the request to copy data into the RAM to continue. The exact use of the LOCK bit in SDMA scripts for security control will be described in SDMA software documentation.

While SDMA is locked, attempts to write to the SDMA_LOCK, CHN0ADR, ILLINSTADDR, and ONCE_ENB registers will be ignored. All registers remain readable. Writes to other registers are still allowed.

Once the SDMA is locked, the LOCK bit can only be cleared by a reset. A hardware reset will always clear the LOCK bit. A software reset initiated by writing to the RESET register will only clear the LOCK bit if the SRESET_LOCK_CLR bit in the SDMA_LOCK register is set. Since SDMA_LOCK register cannot be updated if SDMA is locked, the SRESET_LOCK_CLR bit must be configured before setting the LOCK bit. The SREST_LOCK_CLR bit will also be cleared by resets that clear the LOCK bit.

The SDMA RISC core uses the ILLINST and CHN0ADDR registers as pointers to determine where to jump to after an illegal instruction or upon boot after a reset. The LOCK bit prevents updates to these registers to protect against unauthorized changes to these pointers.

While SDMA is locked, the ONCE_ENB register cannot be written to prevent the OnCE under AP control from being used to gain access to SDMA internal memory. If AP control of the OnCE is enabled before setting the LOCK bit, the AP can use the ONCE for debug purpose after LOCK is set.

42.7 OnCE and PCU Debug States

The SDMA has two different debug modes in which the OnCE performs debug instructions. See Figure 42-4 for an example of the PCU states in debug. The following are the two debug states:

- When a channel is running (that is, when CCR and CCPRI are different from 0, which can be read in the PSW register), SDMA can execute a `SoftBkpt` instruction from the channel script or receive a debug request. When either happens, the SDMA enters its “Classical” *Debug* state, which is described in Section 42.16.4, “OnCE and Real-Time Debug.”

- When a channel is not running, the SDMA can be in *Sleep* state or in *Sleep after Reset* state. If a debug request is sent to the core, it enters its *Debug in Sleep* state. This debug mode works similarly to the "Classical" *Debug* state, except it returns to the original state (*Sleep* or *Sleep after Reset*) when the debug mode is left via the `exec_core` instruction of the OnCE. From this *Debug in Sleep* state, the SDMA can execute a program whereas no channel is running. If a new debug request is sent to the core or if a `SoftBkpt` is executed, it comes back to this *Debug in Sleep* state.

The OnCE is provided with several instructions that can be executed when the core is in either debug state. Table 42-6 summarizes the behavior of these OnCE debug instructions. There exists other secondary OnCE instructions that are described in Section 42.16.4, "OnCE and Real-Time Debug."

Table 42-6. SDMA in Debug Mode

Instruction	Debug	Debug in Sleep
`exec_once`	`exec_once` <instruction> SDMA executes the <instruction> and returns to the *Debug* state. The Program Counter (PC) is not incremented. This command must not be used with an instruction that modifies the PC value.	`exec_once` <instruction> SDMA executes the <instruction> and returns to the *Debug in Sleep* state. The Program Counter (PC) is not incremented. This command must not be used with an instruction that modifies the PC value.
`run_core`	`run_core` <instruction> SDMA executes the <instruction>, leaves the *Debug* state and continues executing the channel script from the position where it stopped. This command must not be used with an instruction that modifies the PC value.	`run_core` <instruction> SDMA executes the <instruction> and returns to its *Sleep* or *Sleep after Reset* initial state. This command must not be used with an instruction that modifies the PC value.
`exec_core`	`exec_core` <instruction> It is similar to `run_core` except it requires an instruction that changes the PC value (jump, branch...): the SDMA jumps to the new PC value, leaves the *Debug* state and starts executing instructions from this new PC value.	`exec_core` <instruction> If the previous state was *Sleep after Reset*, the SDMA returns to this state, and Chn0Addr value overrides the PC value. Otherwise, the SDMA jumps to the new PC value and starts executing instructions from this new PC.

NOTE

The feature `exec_core` in *Debug in Sleep* after *Sleep after Reset* was added for the Channel boot (channel 0) to allow the debugger to return to *Sleep after Reset* state with a new PC value. The SDMA will be ready to boot at the Chn0Addr address.

42.8 SDMA Clocks and Low Power Modes

The SDMA receives several root clocks from the SoC clock controller module and performs adaptive clock gating to optimize its power consumption. From a user standpoint, clock gating and power mode selection are fully automatized inside the SDMA. Root clock control is available from the SoC clock controller module.

There are numerous clock sources that are used in the SDMA. They belong to one of twopossible clock domains listed in Table 42-7, and have frequency constraints within each domain. Clocks are considered asynchronous between domains.

Within the AP/SDMA clock domain, all clocks must come from the same PLL. The AP DMA interfaces (peripheral DMA and burst DMA) receive their clock from the AP DMA clock source whose frequency can be once or twice the frequency of the SDMA core clock. The DMA interfaces are designed to work at the AP DMA frequency, but the SDMA core is physically limited to a maximum 104 MHz frequency. Since this is lower than the maximum AP DMA frequency, the SDMA core clock is tied to the AP peripheral clock frequency.

The AP Peripheral Bus Clock source must be an exact sub-frequency of the SDMA Core clock source (any integer value greater or equal to 1).

Table 42-7. Clocking Scheme

Clock Domain	Source Clock	Comments
AP	SDMA core (SDMA main core)	Source clock for the core and all its operations; this clock is thus used by most of the SDMA sub-modules.
	AP DMA	DMA interface for the peripheral DMA and the burst DMA. It is balanced with the main clock source, and its frequency is either once or twice the main clock frequency.
	AP peripheral	Connection to the AP peripheral bus. It is a sub-frequency of the main clock frequency.
JTAG	TCK	Clock for JTAG access, limited to maximum of 1/8 of the SDMA core clock frequency.

The JTAG clock is sampled by the SDMA main clock to determine its rising edge. This simplifies design and clock management, but it also adds a ratio constraint between those two clocks. It is guaranteed the JTAG interface works properly when the frequency of TCK is lower than $1/8^{th}$ of the frequency of the SDMA main clock (which is about 8 MHz when the SDMA core clock frequency is 66 MHz).

42.8.1 Clock Gating and Low Power Modes

The SDMA automatically performs power saving without requiring user involvement. It implements two levels of automatic clock gating.

42.8.1.1 Coarse Clock Gating

Every sub-module clock comes from one of the five available sources, and is gated with the sub-module specific enabling condition. Table 42-8 displays the sub-module clocks and their source. It also indicates the relationships that may exist between different sub-modules clock enables.

Table 42-8. Sub-Modules Clocks

Sub-Module	Source Clocks	Enabling Condition and Comments	Related Enabling Conditions
Core	SDMA Main Core	The core sub-module clock is running when the core is not in one of its sleep states (Sleep or Sleep after Reset) or there is a pending channel. Typically, the core sub-module clock is stopped once all the channels are processed and the core enters its sleep state. A new pending channel awakes the core sub-module clock.	None
Memories	SDMA Main Core	The clock activation only occurs during a core access.	Disabled when Core sub-module clock is disabled or no memory access in progress
Scheduler	SDMA Main Core	Its clock only runs when scheduling is needed: for example, when there are pending channels, upon reception of a DMA request, and anytime the AP modifies the channel running conditions.	None
AP Control	SDMA Main Core & AP peripheral	The AP peripheral clock is solely used to determine the frequency ratio with the SDMA main clock. The control registers' clock is based on SDMA main clock; it is active when the AP or the SDMA modifies the contents of one of these registers.	None
CRC	SDMA Main Core	The CRC clock is based on SDMA main clock and is only active during data processing.	Disabled when Core sub-module clock is disabled
Burst DMA	SDMA Main Core & AP DMA	The burst DMA has two clocks: The first clock is derived from the SDMA main core clock and drives registers that are connected to the FUBUS. The second clock is derived from the AP DMA clock and drives registers that are connected to the AP DMA bus outside the SDMA. Both clocks are enabled during active phases of data transfers (for example, these clocks are turned off when the burst DMA is not used by the running channel script).	Disabled when Core sub-module clock is disabled
Peripheral DMA	SDMA Main Core & AP DMA	The peripheral DMA has two clocks: The first clock is derived from SDMA main clock and drives registers that are connected to the FUBUS. The second clock is derived from the AP DMA clock and drives registers that are connected to the AP DMA bus outside the SDMA. Both clocks are enabled during active phases of data transfers (for example, these clocks are turned off when the peripheral DMA is not used by the running channel script).	Disabled when Core sub-module clock is disabled
OnCE	SDMA Main Core	The OnCE clock is derived from main source clock. It is disabled by default. In order to use the OnCE, its clock must be explicitly turned on, either by enabling the OnCE access from the AP peripheral bus (register ONCE_ENB), or by driving the clk_gating_off input pin high. This is a SDMA input whose driver depends on the SoC implementation (typically a JTAG controller). The OnCE also receives the TCK input, which is the JTAG clock. It does not use it as a functional clock; the TCK input is sampled instead. See Section 42.17.5.2, "Synchronization Implementation."	When enabled, all other clocks are systematically on (clock gating is off)

42.8.1.2 Refined Clock Gating

The SDMA implements a second level of clock gating on a register-per-register basis. Unlike the first level that covers all the SDMA flip-flops, except the synchronizers (only five flip-flops are always running), the second level is only available for eligible registers, which amounts to about 90% of the SDMA flip-flops.

These gated registers are only clocked when the hardware logic detects a new data loading. This additional gating further reduces dynamic power consumption.

42.8.1.3 Low Power Modes and User Control

Power savings are automatically managed by the SDMA hardware without any user involvement; however, one can distinguish three different power modes: SLEEP, RUN, and DEBUG. The following Table describes these modes, and shows how to switch from one mode to another.

It is possible to control the SDMA power mode. The procedures to force the SDMA into either mode are

Table 42-9. Power Modes

Power Mode	Sub-modules								Comments
	Core	Memories	Scheduler	AP Control	CRC	Burst DMA	Peripheral DMA	OnCE	
SLEEP	off[1]	off	wait[2]	wait	off	off	off	off	Set when the PCU state is either *Sleep* or *Sleep after Reset* and the SDMA is not in DEBUG mode. This is the default mode after reset.
RUN	on[3]	wait	wait	wait	wait	wait	wait	off	Set for the other PCU states that are reachable out of debug: *Program*, *Data*, *Change of Flow*, *Error in Loop*, *Debug*, *Functional Unit*, *Save*, or *Restore*.
DEBUG	on	on	on	on	on	on	on	on	Set regardless of the PCU state when clock gating is turned off to use the OnCE features (either *clk_gating_off* pin high or ONCE_ENB[0] set).

1 *off*: no clock

2 *wait*: only clocked when accessed or stimulated

3 *on*: clock is always running

described in Section 42.8.1.3.1, “SLEEP Mode.”

42.8.1.3.1 SLEEP Mode

This is the default mode after reset; therefore, resetting the SDMA forces this mode. However, the common procedure is as follows:

- Ensure the *clk_gating_off* pin is low and ONCE_ENB[0] is cleared.
- Disable all channels (via the STOP_STAT control register, and the HO, DO, EO if necessary).
- Wait for the active channels to complete or force a reschedule via the reschedule bit in the RESET register.

- The SDMA is in SLEEP mode making it possible to completely shut off its clock from the chip level clock controller using the procedure described in Section 42.8.1.4, "Stop Mode Response."

42.8.1.3.2 RUN Mode

This is the default mode when a channel is running:

- Ensure the *clk_gating_off* pin is low and ONCE_ENB[0] is cleared.
- Activate at least one channel (via the HSTART control registers, a DMA request, and/or the HO, DO, EO register bits).

42.8.1.3.3 DEBUG Mode

The DEBUG mode must be set when one needs to use the debugging facilities of the SDMA:

- Ensure the SDMA clocks are running from the CCM.
- Set the *clk_gating_off* pin high or use the SDMA to set ONCE_ENB[0].

42.8.1.4 Stop Mode Response

The SDMA receives a stop request from the chip level clock controller. This request may be asserted when the chip enters the stop low power mode. If the SDMA is running when the request is received, then the SDMA will complete all pending channels before returning to the SLEEP state. The SDMA sends an acknowledgement to the clock controller when the SLEEP state is entered indicating that the SDMAs clocks can be turned off.

42.8.2 Reset

After reset (either received from the reset module or a software reset required by the AP), the SDMA is in IDLE mode. It will start its boot code located at address 0 once a channel is activated. Activating a channel can be done by the AP after programming a positive priority and setting the channel bit in the EVTPEND register.

There will not be a context RESTORE for the first channel (bootload channel) called after a reset because the context data in RAM has not been initialized. Static context mode should be used for the first channel called after reset to ensure that the all context RAM for that channel is initialized. Subsequent calls to the same channel or different channels may use any of the dynamic context modes

42.9 Initialization Information

42.9.1 Hardware Reset

After reset, the program RAM, context RAM, data RAM, and RAM containing the channel enable registers (CHNENBLn) have unpredictable contents. The active register set is assigned to channel 0 and the PC is initialized to all zeros. However, since the channel enable register is all zeros, there are no active channels and the SDMA is halted waiting for the boot channel to start.

The AP will have to setup the SDMA in order to boot it. The CONFIG register must be initialized to determine the DMA/core clock ratio (1 or 2). Channel Enable Registers must also be initialized.

To start up the SDMA, the AP first creates some channel control blocks (CCB) and buffer descriptors (BD) in AP memory for the boot channel (channel 0) and then initializes the channel 0 pointer register (MC0PTR) to the address of the first control block. The HSTART, HOSTOVR and EVTOVR registers are then configured according to Equation 42-2 on page 42-18 to allow channel 0 to run.

Upon being enabled, the SDMA begins executing the script located at the address indicated by the Channel 0 Boot Address register (CHN0ADDR) in the program memory. The reset value of CHN0ADDR points to the default bootload script in ROM. This ROM script will read the channel 0 pointer register (MC0PTR) to determine the location of the Channel Control Block (CCB) in AP memory. The script will then begin fetching by DMA the first channel control block which contains a pointer to the location channel 0 Buffer Descriptor chain which is also fetched via DMA. If the buffer descriptor contains a valid command, the script interprets the command in each buffer descriptor and proceeds to implement the command and move on to the next buffer descriptor control block. The buffer descriptor commands for channel zero are typically set up to load SDMA's program RAM, Data RAM, and initial values for the channel contexts. Some channel scripts expect particular parameters to be passed

There are two ways to make the SDMA boot on a user-defined script. The OnCE (either via its JTAG interface or its AP Control interface) can be used to download any code in the SDMA RAM and force the SDMA to boot on that code. Also, the CHN0ADDR register in the AP programming model can be modified to point to user code in RAM which would need to either have been loaded via the ONCE or default bootload routine (ex before a S/W reset).

42.9.2 Channel Script Execution

The execution of an SDMA script depends on both the instructions that make up the script, the data context upon which it operates, and commands or parameters passed in the buffer descriptor or. All these items must be initialized before the script is allowed to execute. Each of the 32 channels has a separate context, but may share scripts and locations in data RAM.

Channels are initialized by the AP by using channel 0 to download any required scripts and data values and the channels initial context. The context contains all the initial values of the SDMA core registers. This includes the Program Counter (PC) which is set to the start of the desired script in SDMA program memory.

The AP selects which trigger conditions that must occur for the channel to start by configuring the CHNENBL, HOSTOVR and EVTOVR registers. The trigger events include AP setting HE (HSTART) or a hardware DMA request asserts an event input to SDMA. The channel can becomes active according to its priority compared with other runnable channels when the selected trigger(s) cause Equation 42-2 on page 42-18 to evaluate as true.

The specific parameters to be passed to each script in the buffer descriptor or context are documented in the software documentation for each script.

42.9.3 Initialization and Script Execution Setup Sequence

To summarize, the following steps are minimally required to setup SDMA and run channel scripts.

- Perform Hardware Reset. The program RAM, context RAM, data RAM and CHNENBLn registers have unpredictable contents after this reset.
- Initialize CHNENBLn registers to map DMA request events to desired channels.
- Configure CHNPRIn registers to select priority for runnable channels. A non-zero priority is required for the channel to run.
- Configure the CONFIG register to select DMA to SDMA core clock ratio.
- Set up channel control blocks and buffer descriptors in AP to specify the loading of SDMA program RAM and channel contexts for each SDMA channel to be used.
- Configure MC0PTR register with base address of AP Channel Control Block base address.
- Initialize CHNENBLn registers to map DMA request events to associated channel. Reference Section 42.4.3.3, “Mapping DMA Requests to Pending Channels.”
- Configure CHNPRIn registers to set priority for each channel to be run.
- For each channel to be run, configure HOSTOVR (HO) and EVTOVR (EO) registers to select which events (hardware and/or software trigger events) must occur for the channel to be runnable. Reference Section 42.4.3.5, “Runnable Channels Evaluation.”
- Set bit 0 of the HSTART register to set HE[0] and allow Channel 0 to run (assumes EO[0] andDO[0] were both set in previous step). This will cause SDMA to load the program RAM and channel contexts configured previously.
- Wait for Channel 0 to finish running. This is indicated by HI[0]=1 in the SDMA_INTR register, or by optional interrupt to the AP.
- Set the LOCK bit in the SDMA_LOCK register to prevent un-authorized uploads of data to SDMA RAM.
- Additional channel scrips can now be run by enabling the selected software or hardware trigger event according to Equation 42-2 on page 42-18.

42.10 AP Memory Map and Control Register Definitions

The AP controls the SDMA by means of several interface registers. Those registers are described in the current section.

42.10.1 AP Memory Map

The following table provides the memory map for the AP control SDMA registers.

Table 42-10. AP Memory Map

Offset	Register	Access	Reset Value	Section/Page
General Registers				
AP_BASE+000 (MC0PTR)	AP (MCU) Channel 0 Pointer	R/W	0x0000_0000	42.10.3.2/42-48

Table 42-10. AP Memory Map (continued)

Offset	Register	Access	Reset Value	Section/Page
AP_BASE+004 (INTR)	Channel Interrupts	R/W	0x0000_0000	42.10.3.2/42-48
AP_BASE+008 (STOP_STAT)	Channel Stop/Channel Status	R	0x0000_0000	42.10.3.3/42-49
AP_BASE+00C (HSTART)	Channel Start	R/W	0x0000_0000	42.10.3.4/42-50
AP_BASE+010 (EVTOVR)	Channel Event Override	R/W	0x0000_0000	42.10.3.5/42-50
AP_BASE+014 (DSPOVR)	Channel BP Override	R/W	0xFFFF_FFFF	42.10.3.6/42-51
AP_BASE+018 (HOSTOVR)	Channel AP Override	R/W	0x0000_0000	42.10.3.7/42-52
AP_BASE+01C (EVTPEND)	Channel Event Pending	R	0x0000_0000	42.10.3.8/42-52
AP_BASE+024 (RESET)	Reset Register	R	0x0000_0000	42.10.3.9/42-53
AP_BASE+028 (EVTERR)	DMA Request Error Register	R	0x0000_0000	42.10.3.10/42-54
AP_BASE+02C (INTRMASK)	Channel AP Interrupt Mask	R/W	0x0000_0000	42.10.3.11/42-55
AP_BASE+030 (PSW)	Schedule Status	R	0x0000_0000	42.10.3.12/42-55
AP_BASE+034 (EVTERRDBG)	DMA Request Error Register	R	0x0000_0000	42.10.3.13/42-56
AP_BASE+038 (CONFIG)	Configuration Register	R/W	0x0000_0003	42.10.3.14/42-57
AP_BASE+03C (SDMA_LOCK)	SDMA LOCK	R/W	0x0000_0000	42.10.3.15/42-58
AP_BASE+040 (ONCE_ENB)	OnCE Enable	R/W	0x0000_0000	42.10.3.16/42-59
AP_BASE+044 (ONCE_DATA)	OnCE Data Register	R/W	0x0000_0000	42.10.3.17/42-60
AP_BASE+048 (ONCE_INSTR)	OnCE Instruction Register	R/W	0x0000_0000	42.10.3.18/42-61
AP_BASE+04C (ONCE_STAT)	OnCE Status Register	R	0x0000_E000	42.10.3.19/42-62
AP_BASE+050 (ONCE_CMD)	OnCE Command Register	R/W	0x0000_0000	42.10.3.20/42-64
AP_BASE+058 (ILLINSTADDR)	Illegal Instruction Trap Address	R/W	0x0000_0001	42.10.3.21/42-65
AP_BASE+05C (CHN0ADDR)	Channel 0 Boot Address	R/W	0x0000_0050	42.10.3.22/42-65
AP_BASE+060 (EVT_MIRROR)	DMA Requests	R	0x0000_0000	42.10.3.23/42-66
AP_BASE+064 (EVT_MIRROR2)	DMA Requests 2	R	0x0000_0000	42.10.3.24/42-67
AP_BASE+070 (XTRIG_CONF1)	Cross-Trigger Events Configuration Register 1	R/W	0x0000_0000	42.10.3.25/42-67

Table 42-10. AP Memory Map (continued)

Offset	Register	Access	Reset Value	Section/Page
AP_BASE+074 (XTRIG_CONF2)	Cross-Trigger Events Configuration Register 2	R/W	0x0000_0000	42.10.3.25/42-67
AP_BASE+100+n*4 (CHNPRIn)[1]	Channel Priority Registers	R/W	0x0000_0000	42.10.3.26/42-70
AP_BASE+200+n*4 (CHNENBLn)[2]	Channel Enable RAM	R/W	Undefined	42.10.3.27/42-71
AP_BASE+2C0 - AP_BASE+2FC	Reserved	-	Undefined	

1 CHNPRIn: For n= 0 to 31

2 CHNENBLn: For n= 0 to 47

42.10.2 Register Summary

The following definitions serve as a key for the AP control SDMA register summary.



Figure 42-12. Key to Register Fields

Table 42-11 provides a key for register figures.

Table 42-11. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.

Table 42-11. Register Figure Conventions (continued)

Convention	Description
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

All registers are clocked with the SDMA clock (which means the AP must ensure that the SDMA clock is running when it wants to access any register).

Table 42-12. AP SDMA Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP_BASE+000 (MC0PTR)	R	MCOPTR[31:16]															
	W																
	R	MCOPTR[15:0]															
	W																
AP_BASE+004 (INTR)	R	HI[31:16]															
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	HI[15:0]															
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
AP_BASE+008 (STOP_STAT)	R	HE[31:16]															
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
	R	HE[15:0]															
	W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
AP_BASE+00C (HSTART)	R	HSTART[31:16]/HE[31:16]															
	W	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
	R	HSTART[15:0]/HE[15:0]															
	W	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
AP_BASE+010 (EVTOVR)	R	EO[31:16]															
	W																
	R	EO[15:0]															
	W																
AP_BASE+014 (DSPOVR)	R	DO[31:16]															
	W																
	R	DO[15:0]															
	W																

Table 42-12. AP SDMA Register Summary (continued)

Name		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
AP_BASE+018 (HOSTOVR)	R	HO[31:16]
	W	
	R	HO[15:0]
	W	
AP_BASE+01C (EVTPEND)	R	EP[31:16]
	W	slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr
	R	EP[15:0]
	W	slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr slfclr
AP_BASE+024 (RESET)	R	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	W	
	R	0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESCHED RESET
	W	
AP_BASE+028 (EVTERR)	R	CHNERR[31:16]
	W	
	R	CHNERR[15:0]
	W	
AP_BASE+02C (INTRMASK)	R	HIMASK[31:16]
	W	
	R	HIMASK[15:0]
	W	
AP_BASE+030 (PSW)	R	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	W	
	R	NCP[2:0] NCR[4:0] CCP[2:0] CCR[4:0]
	W	
AP_BASE+034 (EVTERRDBG)	R	CHNERR[31:16]
	W	
	R	CHNERR[15:0]
	W	
AP_BASE+038 (CONFIG)	R	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	W	
	R	0 0 0 DSPDMA RTDOBS 0 0 0 0 0 0 ACR 0 0 CSM[1:0]
	W	

Table 42-12. AP SDMA Register Summary (continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP_BASE+03C (SDMA_LOCK)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRESET LOCK CLR	LOCK
	W																
AP_BASE+040 (ONCE_ENB)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ENB
	W																
AP_BASE+044 (ONCE_DATA)	R	DATA[31:16]															
	W																
	R	DATA[15:0]															
	W																
AP_BASE+048 (ONCE_INSTR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	INSTRUCTION[15:0]															
	W																
AP_BASE+04C (ONCE_STAT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	PST[3:0]				RCV	EDR	ODR	SWB	MST	0	0	0	0	ECDR[2:0]		
	W																
AP_BASE+050 (ONCE_CMD)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	CMD[3:0]			
	W																
AP_BASE+058 (ILLINSTADDR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	ILLINSTADDR[13:0]													
	W																

Table 42-12. AP SDMA Register Summary (continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP_BASE+05C (CHN0ADDR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	SMSZ	CHN0ADDR[13:0]													
	W																
AP_BASE+060 (EVT_MIRROR)	R	EVENTS[31:16]															
	W																
	R	EVENTS[15:0]															
	W																
AP_BASE+064 (EVT_MIRROR2)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	EVENTS[47:32]															
	W																
AP_BASE+070 (XTRIG_CONF1)	R	0	CNF3	NUM3						0	CNF 2	NUM2					
	W																
	R	0	CNF1	NUM1						0	CNF 0	NUM0					
	W																
AP_BASE+074 (XTRIG_CONF2)	R	0	CNF7	NUM7						0	CNF 6	NUM6					
	W																
	R	0	CNF5	NUM5						0	CNF 4	NUM4					
	W																
AP_BASE+100+n*4 (CHNPRIn)[1]	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	CHNPRIn[2:0]		
	W																
AP_BASE+200+n*4 (CHNENBLn)[2]	R	ENBLn[31:16]															
	W																
	R	ENBLn[15:0]															
	W																
AP_BASE+2C0-AP_BASE+2FC RESERVED	R	RESERVED															
	W																
	R																
	W																

[1] CHNPRIn: For n=0 to 31
[2] CHNENBLn: For n=0 to 47

42.10.3 Register Descriptions

The following sections provide figures and detailed field descriptions of the SDMA registers.

42.10.3.1 AP Channel 0 Pointer (MC0PTR)

The following table presents the register; Table 42-13 provides its field descriptions.

AP_BASE+000 (MC0PTR) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	MC0PTR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	MC0PTR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-13. AP Channel 0 Pointer (MC0PTR)

Table 42-13. MC0PTR Field Descriptions

Field	Description
31–0 MC0PTR	Channel 0 Pointer contains the 32-bit address, in AP memory, of channel 0 control block (the boot channel). The AP has a read/write access and the SDMA has a read-only access.

42.10.3.2 Channel Interrupts (INTR)

Figure 42-14 presents the register; Table 42-14 provides its field descriptions.

AP_BASE+004 (INTR)
Wait State: 0

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	HI[31:16]															
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	HI[15:0]															
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-14. Channel Interrupts (INTR) Register

Table 42-14. INTR Field Descriptions

Field	Description
31–0 HI[31:0]	The AP Interrupts register contains the 32 HI[i] bits. If any bit is set, it will cause an interrupt to the AP. This register is a “write-ones” register to the AP. When the AP sets a bit in this register the corresponding HI[i] bit is cleared. The interrupt service routine should clear individual channel bits when their interrupts are serviced, failure to do so will cause continuous interrupts. The SDMA is responsible for setting the HI[i] bit corresponding to the current channel when the corresponding done instruction is executed.

42.10.3.3 Channel Stop/Channel Status (STOP_STAT)

Figure 42-15 presents the register; Table 42-15 provides its field descriptions.

AP_BASE+008
(STOP_STAT)
Wait State: 0

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	HE[31:16]															
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	HE[15:0]															
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-15. Channel Stop/Channel Status (STOP_STAT) Register

Table 42-15. STOP_STAT Field Descriptions

Field	Description
31–0 HE	This 32-bit register gives access to the AP Enable bits. There is one bit for every channel. This register is a “write-ones” register to the AP. When the AP writes 1 in bit i of this register, it clears the HE[i] and HSTART[i] bits. Reading this register yields the current state of the HE[i] bits.

42.10.3.4 Channel Start (HSTART)

Figure 42-16 presents the register; Table 42-16 provides its field descriptions.

AP_BASE+00C (HSTART) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	HSTART[31:16]/HE[31:16]															
W	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	HSTART[15:0]/HE[15:0]															
W	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-16. Channel Start (HSTART) Register

Table 42-16. HSTART Field Descriptions

Field	Description
31–0 HSTART/HE	The HSTART/HE registers are 32 bits wide with one bit for every channel. When a bit is written to 1, it enables the corresponding channel. Two physical registers are accessed with that address (HSTART and HE), which enables the AP to trigger a channel a second time before the first trigger is processed. • This register is a “write-ones” register to the AP. Neither HSTART[i] bit can be set while the corresponding HE[i] bit is cleared. • When the AP tries to set the HSTART[i] bit by writing a one (if the corresponding HE[i] bit is clear), the bit in the HSTART[i] register will remain cleared and the HE[i] bit will be set. • If the corresponding HE[i] bit was already set, the HSTART[i] bit will be set. The next time the SDMA channel *i* attempts to clear the HE[i] bit by means of a done instruction, the bit in the HSTART[i] register will be cleared and the HE[i] bit will take the old value of the HSTART[i] bit. • Reading this register yields the current state of the HSTART[i] bits. This mechanism enables the AP to pipeline two HSTART commands per channel.

42.10.3.5 Channel Event Override (EVTOVR)

Figure 42-17 presents the register; Table 42-17 provides its field descriptions.

AP_BASE+010 (EVTOVR) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	EO[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	EO[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-17. Channel Event Override (EVTOVR) Register

Table 42-17. EVTOVR Field Descriptions

Field	Description
31–0 EO	The Channel Event Override register contains the 32 EO[i] bits. A bit set in this register causes the SDMA to ignore DMA requests when scheduling the corresponding channel.

42.10.3.6 Channel BP Override (DSPOVR)

Figure 42-18 presents the register; Table 42-18 provides its field descriptions.

AP_BASE+014 (DSPOVR) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DO[31:16]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DO[15:0]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 42-18. Channel DSP Override (DSPOVR) Register

Table 42-18. DSPOVR Field Descriptions

Field	Description
31–0 DO	This register is reserved. **All DO bits should be set to the reset value of 1.** A setting of 0 will prevent SDMA channels from starting according to Equation 42-2 on page 42-18. 0 - Reserved 1 - Reset value.

42.10.3.7 Channel AP Override (HOSTOVR)

Figure 42-19 presents the register; Table 42-19 provides its field descriptions.

AP_BASE+018 (HOSTOVR) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	HO[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	HO[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-19. Channel AP Override (HOSTOVR) Register

Table 42-19. HOSTOVR Field Descriptions

Field	Description
31–0 HO	The Channel AP Override register contains the 32 HO[i] bits. A bit set in this register causes the SDMA to ignore the AP enable bit (HE) when scheduling the corresponding channel.

42.10.3.8 Channel Event Pending (EVTPEND)

Figure 42-20 presents the register; Table 42-20 provides its field descriptions.

AP_BASE+01C (EVTPEND) Access: User Read-Only
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	EP[31:16]															
W	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EP[15:0]															
W	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr	slfclr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-20. Channel Event Pending (EVTPEND) Register

Table 42-20. EVTPEND Field Descriptions

Field	Description
31–0 EP	The Channel Event Pending register contains the 32 EP[i] bits. Reading this register enables the AP to determine what channels are pending after the reception of a DMA request. • Setting a bit in this register causes the SDMA to reevaluate scheduling as if a DMA request mapped on this channel had occurred. This is useful for starting up channels, so that initialization is done before awaiting the first request. The scheduler can also set bits in the EVTPEND register according to the received DMA requests. • The EP[i] bit may be cleared by the done instruction when running the channel *i* script. This a “write-ones” mechanism: Writing a ‘0’ does not clear the corresponding bit.

42.10.3.9 Reset Register (RESET)

Figure 42-21 presents the register; Table 42-21 provides its field descriptions.

AP_BASE+024 (RESET) Access: User Read-Only
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RESCHED	RESET
W															slfclr	slfclr
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-21. Reset Register

Table 42-21. RESET Field Descriptions

Field	Description
31–2	Reserved
1 RESCHED	When set, this bit forces the SDMA to reschedule as if a script had executed a done instruction. This enables the AP to recover from a runaway script on a channel by clearing its HE[i] bit via the STOP register, and then forcing a reschedule via the RESCHED bit. The RESCHED bit is cleared when the context switch starts.
0 RESET	When set, this bit causes the SDMA to be held in a software reset. The internal reset signal is held low 16 cycles; the RESET bit is automatically cleared when the internal reset signal rises.

42.10.3.10 DMA Request Error Register (EVTERR)

Figure 42-22 presents the register; Table 42-22 provides its field descriptions.

AP_BASE+028 (EVTERR) Access: User Read-Only
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	CHNERR[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CHNERR[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-22. DMA Request Error (EVTERR) Register

Table 42-22. EVTERR Field Descriptions

Field	Description
31–0 CHNERR	This register is used by the SDMA to warn the AP when an incoming DMA request was detected and it triggers a channel that is already pending or being serviced. This probably means there is an overflow of data for that channel. • An interrupt is sent to the AP if the corresponding channel bit is set in the INTRMASK register. • This is a “write-ones” register for the scheduler. It is only able to set the flags. The flags are cleared when the register is read by the AP or during SDMA reset. • The CHNERR[i] bit is set when a DMA request that triggers channel *i* is received through the corresponding input pins and the EP[i] bit is already set; the EVTERR[i] bit is unaffected if the AP tries to set the EP[i] bit, whereas, that EP[i] bit is already set.

42.10.3.11 Channel AP Interrupt Mask Flags (INTRMASK)

Figure 42-23 presents the register; Table 42-23 provides its field descriptions.

AP_BASE+02C (INTRMASK) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	HIMASK[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	HIMASK[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-23. Channel AP Interrupt Mask Flags (INTRMASK) Register

Table 42-23. INTRMASK Field Description

Field	Description
31–0 HIMASK	The Interrupt Mask Register contains 32 interrupt generation mask bits. If bit HIMASK[i] is set, the HI[i] bit is set and an interrupt is sent to the AP when a DMA request error is detected on channel *i* (for example, EVTERR[i] is set).

42.10.3.12 Schedule Status (PSW)

Figure 42-24 presents the register; Table 42-24 provides its field descriptions.

AP_BASE+030 (PSW) Access: User Read-Only
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	NCP[2:0]			NCR[4:0]					CCP[2:0]			CCR[4:0]				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-24. Schedule Status (PSW) Register

Table 42-24. PSW Field Descriptions

Field	Description
31–16	Reserved
15–13 NCP[2:0]	The Next Channel Priority gives the next pending channel priority. When the priority is 0, it means there is no pending channel and the NCR value has no meaning. 0 No running channel 1–7 Active channel priority
12–8 NCR[4:0]	The Next Channel Register indicates the number of the next scheduled pending channel with the highest priority.
7–4 CCP[2:0]	The Current Channel Priority indicates the priority of the current active channel. When the priority is 0, no channel is running: The SDMA is idle and the CCR value has no meaning. In the case that the SDMA has finished running the channel and has entered sleep state, CCP will indicate the priority of previous running channel. 0 No running channel 1–7 Active channel priority
3–0 CCR[4:0]	The Current Channel Register indicates the number of the channel that is being executed by the SDMA.In the case that the SDMA has finished running the channel and has entered sleep state, CCR will indicate the previous running channel.

42.10.3.13 DMA Request Error Register for Debug (EVTERRDBG)

Figure 42-25 presents the register; Table 42-25 provides its field descriptions.

AP_BASE+034
(EVTERRDBG)
Wait State: 0

Access: User Read-Only



Figure 42-25. DMA Request Error for Debug (EVTERRDBG) Register

Table 42-25. EVTERRDBG Field Descriptions

Field	Description
31–0 CHNERR	This register is the same as EVTERR, except reading it does not clear its contents. This address is meant to be used in debug mode. The AP OnCE may check this register value without modifying it.

42.10.3.14 Configuration Register (CONFIG)

Figure 42-26 presents the register; Table 42-26 provides its field descriptions.

AP_BASE+038 (CONFIG)
Wait State: 0

Access: User Read/Write



Figure 42-26. Configuration Register (CONFIG)

Table 42-26. CONFIG Register Field Descriptions

Field	Description
31–13	Reserved
12 DSPDMA	This bit's function is reserved and **should be configured as zero**. 0 - Reset Value 1 - Reserved
11 RTDOBS	Indicates if Real-Time Debug pins are used: They do not toggle by default in order to reduce power consumption. 0 RTD pins disabled 1 RTD pins enabled
10–6	Reserved
4 ACR	AP DMA / SDMA Core Clock Ratio. Selects the clock ratio between AP DMA interfaces (burst DMAand peripheral DMA) and the internal SDMA core clock. The frequency selection is determined separately by the chip clock controller. This bit has to match the configuration of the chip clock controller that generates the clocks used in the SDMA. 0 AP DMA interface frequency equals twice core frequency 1 AP DMA interface frequency equals core frequency
3–2	Reserved
1–0 CSM	Selects the Context Switch Mode. The AP has a read/write access. The SDMA cannot modify that register. The value at reset is 3, which selects the dynamic context switch by default. That register can be modified at anytime but the new context switch configuration will only be taken into account at the start of the next restore phase. NOTE: The first call to SDMA's channel 0 Bootload script after reset should use static context switch mode to ensure the context RAM for channel 0 is initialized in the channel SAVE Phase. After Channel 0 is run once, then any of the dynamic context modes can be used. 0 static 1 dynamic low power 2 dynamic with no loop 3 dynamic

42.10.3.15 SDMA Lock Register (SDMA_LOCK)

Figure 42-27 presents the register; Table 42-27 provides its field descriptions.

AP_BASE+03C
(SDMA_LOCK)
Wait State: 0

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRESET LOCK CLR	LOCK
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-27. SDMA LOCK(SDMA_LOCK) Register

Table 42-27. ONCE_ENB Field Descriptions

Field	Description
31–2	Reserved
1 SRESET_LOCK_CLR	The SRESET_LOCK_CLR bit determine if the LOCK bit is cleared on a software reset triggered by writing to the RESET register. This bit cannot be changed if LOCK=1. SREST_LOCK_CLR is cleared by conditions that clear the LOCK bit. 0 Software Reset does not clear the LOCK bit. 1 Software Reset clears the LOCK bit.
0 LOCK	The LOCK bit is used to restrict access to update SDMA script memory through ROM channel zero scripts and through the OnCE interface under MCU control. The LOCK bit is set: • The SDMA_LOCK, ONCE_ENB,CH0ADDR, and ILLINSTADDR registers cannot be written. These registers can be read, but writes are ignored. • SDMA software executing out of ROM or RAM may check the LOCK bit in the LOCK register on page 42-98 to determine if certain operations are allowed, such as up-loading new scripts. Once the LOCK bit is set to 1, only a reset can clear it. The LOCK bit is cleared by a hardware reset. LOCK is cleared by a software reset only if SRESET_LOCK_CLR is set. 0 LOCK disengaged. 1 LOCK enabled.

42.10.3.16 OnCE Enable (ONCE_ENB)

Figure 42-28 presents the register; Table 42-28 provides its field descriptions.

AP_BASE+040 (ONCE_ENB) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ENB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-28. OnCE Enable (ONCE_ENB) Register

Table 42-28. ONCE_ENB Field Descriptions

Field	Description
31–1	Reserved
0 ENB	The OnCE Enable register selects the OnCE control source: When cleared (0), the OnCE registers are accessed through the JTAG interface; when set (1), the OnCE registers may be accessed by the AP through the addresses described, as follows. • After reset, the OnCE registers are accessed through the JTAG interface. • Writing a 1 to ENB enables the AP to access the ONCE_* as any other SDMA control register. • When cleared (0), all the ONCE_xxx registers cannot be written. The value of ENB cannot be changed if the LOCK bit in the SDMA_LOCK register is set.

42.10.3.17 OnCE Data Register (ONCE_DATA)

Figure 42-29 presents the register; Table 42-29 provides its field descriptions.

AP_BASE+044 (ONCE_DATA)
Wait State: 0

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	DATA[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DATA[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-29. OnCE Data Register (ONCE_DATA)

Table 42-29. ONCE_DATA Field Descriptions

Field	Description
31–0 DATA	Data register of the OnCE JTAG controller. See Section 42.16.4, “OnCE and Real-Time Debug” for information on this register.

42.10.3.18 OnCE Instruction Register (ONCE_INSTR)

Figure 42-30 presents the register; Table 42-30 provides its field descriptions.

AP_BASE+048 (ONCE_INSTR)
Wait State: 0

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	INSTR[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-30. OnCE Instruction Register (ONCE_INSTR)

Table 42-30. ONCE_INSTR Field Descriptions

Field	Description
31–16	Reserved
15–0 INSTR	Instruction register of the OnCE JTAG controller. See Section 42.16.4, “OnCE and Real-Time Debug” for information on this register.

42.10.3.19 OnCE Status Register (ONCE_STAT)

Figure 42-31 presents the register; Table 42-31 provides its field descriptions.

AP_BASE+04C (ONCE_STAT) Access: User Read-Only
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PST[3:0]				RCV	EDR	ODR	SWB	MST	0	0	0	0	ECDR[2:0]		
W																
Reset	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-31. OnCE Status Register (ONCE_STAT)

Table 42-31. ONCE_STAT Field Descriptions

Field	Description
31–16	Reserved
15–12 PST[3:0]	The Processor Status bits reflect the state of the SDMA RISC engine. Its states are as follows: • The “Program” state is the usual instruction execution cycle. • The “Data” state is inserted when there are wait-states during a load or a store on the data bus (ld or st). • The “Change of Flow” state is the second cycle of any instruction that breaks the sequence of instructions (jumps and channel switching instructions). • The “Change of Flow in Loop” state is used when an error causes a hardware loop exit. • The “Debug” state means the SDMA is in debug mode. • The “Functional Unit” state is inserted when there are wait-states during a load or a store on the functional units bus (ldf or stf). • In “Sleep” modes, no script is running (this is the RISC engine idle state). The “after Reset” is slightly different because no context restoring phase will happen when a channel is triggered: The script located at address 0 will be executed (boot operation). • The “in Sleep” states are the same as above except they do not have any corresponding channel: They are used when entering debug mode after reset. The reason is that it is necessary to return to the “Sleep after Reset” state when leaving debug mode. 0 Program 1 Data 2 Change of Flow 3 Change of Flow in Loop 4 Debug 5 Functional Unit 6 Sleep 7 Save 8 Program in Sleep 9 Data in Sleep 10 Change of Flow in Sleep 11 Change Flow in Loop in Sleep 12 Debug in Sleep 13 Functional Unit in Sleep 14 Sleep after Reset 15 Restore
11 RCV	After each write access to the real time buffer (RTB), the RCV bit is set. This bit is cleared after execution of an `rbuffer` command and on a JTAG reset.
10 EDR	This flag is raised when the SDMA has entered debug mode after an external debug request.
9 ODR	This flag is raised when the SDMA has entered debug mode after a OnCE debug request.
8 SWB	This flag is raised when the SDMA has entered debug mode after a software breakpoint.
7 MST	This flag is raised when the OnCE is controlled from the AP peripheral interface. 0 The JTAG interface controls the OnCE. 1 The AP peripheral interface controls the OnCE.

Table 42-31. ONCE_STAT Field Descriptions (continued)

Field	Description
6–3	Reserved
2–0 ECDR	Event Cell Debug Request. If the debug request comes from the event cell, the reason for entering debug mode is given by the EDR bits. If all three bits of the EDR are reset, then it did not generate any debug request. If the cell did generate a debug request, then at least one of the EDR bits is set (the meaning of the encoding is given below). The encoding of the EDR bits is useful to find out more precisely why the debug request was generated. A debug request from an event cell is generated for a specific combination of the addra_cond, addrb_cond, and data_cond conditions. The value of those fields is given by the EDR bits. EDR[0] 1 matched addra_cond EDR[1] 1 matched addrb_cond EDR[2] 1 matched data_cond

42.10.3.20 OnCE Command Register (ONCE_CMD)

Figure 42-32 presents the register; Table 42-32 provides its field descriptions.

AP_BASE+050 (ONCE_CMD) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	CMD[3:0]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-32. OnCE Command Register (ONCE_CMD)

Table 42-32. ONCE_CMD Field Descriptions

Field	Description
31–4	Reserved
3–0 CMD	Writing to this register will cause the OnCE to execute the command that is written. When needed, the ONCE_DATA and ONCE_INSTR registers should be loaded with the correct value before writing the command to that register. For a list of the OnCE commands and their usage, see Section 42.16.4, "OnCE and Real-Time Debug." 0 `rstatus` 1 `dmov` 2 `exec_once` 3 `run_core` 4 `exec_core` 5 `debug_rqst` 6 `rbuffer` 7–15 *reserved*

42.10.3.21 Illegal Instruction Trap Address (ILLINSTADDR)

Figure 42-33 presents the register; Table 42-33 provides its field descriptions.

AP_BASE+058 (ILLINSTADDR) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	ILLINSTADDR[13:0]													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 42-33. Illegal Instruction Trap Address (ILLINSTADDR)

Table 42-33. ILLINSTADDR Field Descriptions

Field	Description
31–14	Reserved
13–0 ILLINSTADDR	The Illegal Instruction Trap Address is the address where the SDMA jumps when an illegal instruction is executed. It is 0x0001 after reset. The value of ILLINSTADDR cannot be changed if the LOCK bit in the SDMA_LOCK register is set.

42.10.3.22 Channel 0 Boot Address (CHN0ADDR)

Figure 42-34 presents the register; Table 42-34 provides its field descriptions.

AP_BASE+05C (CHN0ADDR) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	SMSZ	CHN0ADDR[13:0]													
W																
Reset	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0

Figure 42-34. Channel 0 Boot Address (CHN0ADDR) Register

Table 42-34. CHN0ADDR Register Field Descriptions

Field	Description
31–15	Reserved
14 SMSZ	The bit 14 (Scratch Memory Size) determines if scratch memory must be available after every channel context. After reset, it is equal to 0, which defines a RAM space of 24 words for each channel. All of this area stores the channel context. By setting this bit, 32 words are reserved for every channel context, which gives eight additional words that can be used by the channel script to store any type of data. Those words are never erased by the context switching mechanism. 0 24 words per context 1 32 words per context The value of SMSZ cannot be changed if the LOCK bit in the SDMA_LOCK register is set.
13–0 CHN0ADDR	This 14-bit register is used by the boot code of the SDMA. After reset, it points to the standard boot routine in ROM (channel 0 routine). By changing this address, you can perform a boot sequence with your own routine. The very first instructions of the boot code fetch the contents of this register (it is also mapped in the SDMA memory space) and jump to the given address. The reset value is 0x0050 (decimal 80). The value of CHN0ADDR cannot be changed if the LOCK bit in the SDMA_LOCK register is set.

42.10.3.23 DMA Requests (EVT_MIRROR)

Figure 42-35 presents the register; Table 42-35 provides its field descriptions.

AP_BASE+060 (EVT_MIRROR) Access: User Read-Only
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	EVENTS[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EVENTS[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-35. DMA Requests (EVT_MIRROR)

Table 42-35. EVT_MIRROR Field Descriptions

Field	Description
31–0 EVENTS	This register reflects the DMA requests received by the SDMA for events 31-0. The AP and the SDMA have a read-only access. There is one bit associated with each of 32 DMA request events. This information may be useful during debug of the modules that generate the DMA requests. The EVT_MIRROR register is cleared following read access. 0 DMA request event not pending 1 DMA request event pending

42.10.3.24 DMA Requests 2 (EVT_MIRROR2)

Figure 42-35 presents the register; Table 42-35 provides its field descriptions.

AP_BASE+064 (EVT_MIRROR2) Access: User Read-Only
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EVENTS[47:32]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-36. DMA Requests (EVT_MIRROR2)

Table 42-36. EVT_MIRROR2 Field Descriptions

Field	Description
31–15	Reserved
15–0 EVENTS[47:32]	This register reflects the DMA requests received by the SDMA for events 47-32. The AP and the SDMA have a read-only access. There is one bit associated with each of DMA request events. This information may be useful during debug of the modules that generate the DMA requests. The EVT_MIRROR2 register is cleared following read access. 0 - DMA request event not pending 1- DMA request event pending

42.10.3.25 Cross-Trigger Events Configuration Register (1) and (2) (XTRIG_CONF1 and XTRIG_CONF2)

Figure 42-37 presents the XTRIG_CONF1 register; Table 42-37 provides its field descriptions.

AP_BASE+070 (XTRIG_CONF1) Access: User Read/Write
Wait State: 0



Figure 42-37. Cross-Trigger Events Configuration Register (1) (XTRIG_CONF1)

Table 42-37. XTRIG_CONF1 Field Descriptions

Field	Description
31	Reserved
30 CNF3	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by the reception of a DMA request or by the starting of a channel script execution.AP 0 channel 1 DMA request
29–24 NUM3[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.
23	Reserved
22 CNF2	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by receiving a DMA request or by starting a channel script execution.AP 0 channel 1 DMA request
21–16 NUM2[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.
15	Reserved
14 CNF1	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by receiving a DMA request or by starting a channel script execution.AP 0 channel 1 DMA request
13–8 NUM1[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.
7	Reserved

Table 42-37. XTRIG_CONF1 Field Descriptions (continued)

Field	Description
6 CNF0	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by receiving a DMA request or by starting a channel script execution.AP 0 channel 1 DMA request
5–0 NUM0[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.

Figure 42-38 presents the XTRIG_CONF2 register; Table 42-38 provides its field descriptions.

AP_BASE+074 (XTRIG_CONF2) Access: User Read/Write
Wait State: 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	CNF7			NUM7[5:0]				0	CNF6			NUM6[5:0]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	CNF5			NUM5[5:0]				0	CNF4			NUM4[5:0]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-38. Cross-Trigger Events Configuration Register (2) (XTRIG_CONF2)

Table 42-38. XTRIG_CONF2 Field Descriptions

Field	Description
31	Reserved
30 CNF7	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by receiving a DMA request or by starting a channel script execution.AP 0 channel 1 DMA request
29–24 NUM7[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.
23	Reserved
22 CNF6	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by receiving a DMA request or by starting a channel script execution.AP 0 channel 1 DMA request
21–16 NUM6[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.
15	Reserved

Table 42-38. XTRIG_CONF2 Field Descriptions (continued)

Field	Description
14 CNF5	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by receiving a DMA request or by starting a channel script executionAP 0 channel 1 DMA request
13–8 NUM5[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.
7	Reserved
6 CNF4	Configuration of the SDMA event line number *i* that is connected to the cross-trigger. It determines whether the event line pulse is generated by receiving a DMA request or by starting a channel script execution.AP 0 channel 1 DMA request
5–0 NUM4[5:0]	Contains the number of the DMA request or channel that triggers the pulse on the cross-trigger event line number *i*.

42.10.3.26 Channel Priority Registers (CHNPRIn)

Figure 42-39 presents the register; Table 42-39 provides its field descriptions.

AP_BASE+100+n*4 (CHNPRIn[1])
Wait State: 0

Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	CHNPRIn[2:0]		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-39. Channel Priority Registers (CHNPRIn)

1 for n = 1 to 31

Table 42-39. CHNPRIn Field Descriptions

Field	Description
31–3	Reserved
2–0 CHNPRIn	This contains the priority of channel number *n*. Useful values are between 1 and 7; 0 is reserved by the SDMA hardware to determine when there is no pending channel. Reset value is 0, which prevents the channels from starting.

42.10.3.27 Channel Enable RAM (CHNENBLn)

Figure 42-40 presents the register; Table 42-40 provides its field descriptions.

AP_BASE+200+n*4 (CHNENBLn[1])
Wait State: 1

Access: User Read/Write



Figure 42-40. Channel Enable RAM (CHNENBLn) Register

[1] for n = 0 to 47

Table 42-40. CHNENBLn Field Descriptions

Field	Description
31–0 ENBLn	This 32-bit value selects the channels that are triggered by the DMA request number *n*. If ENBLn[i] is set to 1, bit EP[i] will be set when the DMA request *n* is received. These 48 32-bit registers are physically located in a RAM, with no known reset value. It is thus essential for the AP to program them before any DMA request is triggered to the SDMA, otherwise an unpredictable combination of channels may be started.

42.11 SDMA Programming Model

The following section describes the programming model for the SDMA RISC engine, including its processor, memory, and internal control registers.

All addresses are related to the internal SDMA memory map, which is completely different from the AP memory maps. The AP processor has no access to any hardware resource described, except when those resources are described in Section "AP Memory Map and Control Register Definitions."

42.11.1 State and Registers Per Channel

The SDMA can be seen as a set of 32 identical devices that are able to perform one data transfer channel each. Only one channel can work at a time, but every channel state is available at any time. This chapter lists the components of every channel state.

42.11.2 General Purpose Registers

Each channel has eight general purpose registers of 32 bits for use by scripts. General register 0 has a dedicated function for the `loop` instruction, but otherwise can be used for any purpose.

42.11.3 Functional Unit State

Each channel context has some state that is part of the functional units. The specific allocation of this state is part of the functional unit definition that is described in Section 42.16.1, "Burst DMA Unit," Section 42.16.2, "Peripheral DMA Unit." This state must be saved/restored on context switches.

42.11.3.1 Program Counter Register (PC)

The PC is 14 bits. Since instructions are 16 bits in width and all memory in the SDMA is 32 bits in width, the low order bit of the PC selects which half of the 32-bit word contains the current instruction. A low order bit of zero selects the most significant half of the word.[1]

42.11.3.2 Flags

Each channel has the following four flags:

- The T bit reflects the status of some arithmetic and test instructions. It is set when the result of an addition or a subtraction is zero and cleared otherwise. It is also the copy of the tested bits. Finally, it can also be set when the loop counter (GReg0) reaches zero. When the last instruction of the hardware loop is an operation that can modify the T flag, its effect on T is discarded and replaced by the GReg0 status.
- Two additional bits, SF and DF, are used to indicate error conditions resulting from loading data sources and storing to destinations, respectively. Access errors set these bits, and successful transactions clear them. They can also be cleared by specific instructions (`CLRF` and `loop`). The source fault (SF) is updated by the loads LD and LDF; the destination fault (DF) is updated by the stores ST and STF.

  Access errors are caused by several conditions including writing to the ROM, writing to a read-only memory mapped register, accessing an unmapped address, or any transfer error received by a peripheral when it is accessed.

  The SF and DF flags have a major impact on the behavior of the hardware loop: If SF or DF is set when starting a hardware loop and it is not masked by the `loop` instruction, the loop body will not be executed. Inside the loop body, if a load or store sets the corresponding SF or DF flag, the loop exits immediately. Testing the status of the T flag at the end of the loop (as well as testing both SF and DF) tells if the loop exited abnormally as any anticipated exit prevents GReg0 from reaching the zero value and thus setting the T flag. This is also valid if the fault occurs at the last instruction of the last loop.
- The last flag is the loop mode flag, LM, which is composed of two bits. The most significant bit indicates when the processor is currently operating in loop mode. It is set by the `loop` instruction and is cleared after execution of the last instruction of the last loop. The least significant bit is set when the program counter points to the last instruction of a loop on the last path. It is used for a channel that is restored with this configuration to know that the next program counter is EPC. As with the dynamic context switch Greg0, which indicates when the program must get out of the loop, it can be restored only on the last instruction of the loop. This, however, is too late to fetch the next instruction after the loop.

1. For example, big-Endian.

42.11.3.3 Return Program Counter (RPC)

The RPC is 14 bits. It is set by the jump to the subroutine instructions and used by the return from the subroutine instructions. Instructions are available to transfer its contents to and from a general register.

42.11.3.4 Loop Mode Start Program Counter (SPC)

The SPC is 14 bits. It is set by the `loop` instruction to the location immediately following it.

42.11.3.5 Loop Mode End Program Counter (EPC)

The EPC is 14 bits. It is set by the `loop` instruction to the location of the next instruction after the loop.

42.11.4 Context Switching

Each channel has a separate context consisting of the eight general purpose registers and additional registers representing the state of the functional units. The active registers and functional units contain the context of the active channel. The context of inactive channels is stored in SDMA RAM, which is part of the SDMA address space.

In a function of the selected context switching mode (Section 42.4.4, “Context Switching”), modified registers by the program can be saved in the channel RAM space while the program is going on. In every cycle, a write access to the RAM is possible.

On a `done` or `yield(ge)` instruction, SDMA goes into “real” context switching. In one of the dynamic modes, modified registers not previously saved, as well as the PC-Loop registers, are stored into the context area of the channel that will be closed. The new PC-Loop registers are loaded from the context area of the new channel. All other registers are restored while the program is executed, giving priority to registers used by the decoded instruction. Therefore, in the best case, only the PC and Loop registers should be saved and restored during this context-switching phase, which only requires five SDMA cycles.

In static mode, the context switch stores all registers in the old channel RAM space, and restores all registers from the new channel RAM space. It requires 26 SDMA cycles.

The address of the context memory for channel *i* is *CONTEXT_BASE* + 24**i* or *CONTEXT_BASE* + *32***i* where CONTEXT_BASE equals 0x0800. Table 42-41 presents the layout of a channel context in memory:

Table 42-41. Layout of a Channel Context in Memory for SDMA

OFFSET	31	30	29-16	15	14	13-0
0	SF	-	RPC	T	-	PC
1	LM		EPC	DF	-	SPC
2	GR0					
3	GR1					
4	GR2					
5	GR3					
6	GR4					

Table 42-41. Layout of a Channel Context in Memory for SDMA (continued)

7	GR5
8	GR6
9	GR7
10	MDA (burst DMA)
11	MSA (burst DMA)
12	MS (burst DMA)
13	MD (burst DMA)
14	PDA (peripheral DMA)
15	PSA (peripheral DMA)
16	PS (peripheral DMA)
17	PD (peripheral DMA)
18	CA (CRC)
19	CS (CRC)
20	Reserved[1]
21	Reserved[1]
22	Reserved[1]
23	Reserved[1]
24	Scratch RAM (optional)
25	Scratch RAM (optional)
26	Scratch RAM (optional)
27	Scratch RAM (optional)
28	Scratch RAM (optional)
29	Scratch RAM (optional)
30	Scratch RAM (optional)
31	Scratch RAM (optional)

42.11.5 Address Space

The SDMA has four internal buses, as follows:

- The Instruction bus reads instructions from the memory. Its address map is described in Section 42.11.5.1, “Instruction Memory Map.”

- The Data bus (DMBUS) accesses the same memories as those visible on the Instruction bus, some memory-mapped registers (scheduler status and OnCE registers), and up to 14 peripherals. Its address map is described in Section 42.11.5.2, "Data Memory Map."
- The Functional Units bus (FUBUS) accesses the burst DMA, peripheral DMA, and CRC internal registers. The addressing mechanism is further detailed in Section 42.16, "Functional Units Programming Model."
- The Context Switch bus reads/writes registers into context-switch RAM space. It is a 64-bit bus dedicated for accessing this RAM space for updating the context of the running channel. While the program is going on, this bus has the lowest priority compared to the Instruction and Data buses, except for restoring a register needed for the decoded instruction to be executed. On the save part of a context switch (when the PCU is in its slave state), this is the only one used. On the restore part, the Instruction bus has the priority to read the next instruction at the restored PC and otherwise the Context Switch bus is used. It is not possible to control the actual data transfers that occur on this bus.

42.11.5.1 Instruction Memory Map

The instruction memory map is based on a 14-bit address bus and a 16-bit data (instruction) bus. Each address corresponds to a 16-bit data location. Instructions are fetched from either program ROM or program RAM. An SDMA script is able to change the contents of the program RAM, which is also visible from the data bus.

The first two instruction locations (at 0 and 1) are special. Location 0 is where the PC is set on reset. Location 1 is where the PC is set upon the execution of an illegal instruction. It is expected that both of these locations will contain a `jmp` to handle routines.

Table 42-42. SDMA Instruction Memory Space

Device	SDMA Address (Hex)	Base Address Label	Module Name	WS	Description
ROM	0x0000 ↓ 0x07FF	SDMA_IBUS_ROM_ADDR	—	0	4-Kbyte internal ROM with boot code and standard routines.
RAM	0x1000 ↓ 0x1FFF	SDMA_IBUS_RAM_ADDR	—	0	8-Kbyte internal RAM with channels context and user data/routines.

42.11.5.2 Data Memory Map

All of the data accessible to SDMA scripts make up the data memory space of the SDMA. This address space has several components:

- ROM (also visible on the Instruction bus)
- RAM (also visible on the Instruction bus)
- Shared Peripherals Registers
- SDMA Internal Registers (scheduler, OnCE, and registers that are also accessible by the AP)

SDMA scripts can read and write to the context RAM, data RAM, shared peripheral registers, and internal registers.

The address range is 16 bits and the data width is 32 bits. Each address corresponds to a 32-bit data word. When accessing peripheral registers (USB and so on), the data width may be different. The exact address map for the peripherals depends on the project (as presented in each respective chapter).

The SDMA can perform only 32-bit access to shared peripheral registers. For this device, shared peripherals registers are aliased as if byte addressed. This is a consequence of connections through the SPBA shared peripheral bus outside of the SDMA. The result is that although address space 4 Kwords (16KB) is allocated for each peripheral, only the first 4 Kbytes of the peripheral's register space can accessed. For example, the shared peripheral register at address 0x3000 is mapped also to addresses 0x3001, 0x3002, 0x3003. A read or write access to any of any of these 4 addresses will respond as if the access was to address 0x3000.

Data access is performed with *ld* and *st* instructions that take the address from a general purpose register in the core (GReg*n*). The mapping between the general purpose register contents and the address bus is given in Table 42-43:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
sz	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
address															

Table 42-43. GReg*n* to DMBUS Address Mapping

Grayed bits are simply discarded but they must be cleared to ensure forward-script compatibility.

- sz (bit 31) indicates the peripheral data width: 0 is used for a 32-bit peripheral and 1 is used for a 16-bit peripheral.
- address (bits 15 down to 0) is the address of the accessed resource (internal memory, internal register, or shared peripheral).

Table 42-44. SDMA Data Memory Space

Device	SDMA Address (Hex)	Size	Description
ROM	0x0000 → 0x03FF	4 Kbytes	4-Kbyte internal ROM with boot code and standard routines
Reserved	0x0400 → 0x07FF	4 Kbytes	4-Kbyte Reserved
RAM	0x0800 → 0x0FFF	8 Kbytes	8-Kbyte internal RAM with channels contexts and user data/routines
per1	0x1000 → 0x1FFF	16 Kbytes	*peripheral 1* memory space (4-Kbyte address space)
per2	0x2000 → 0x2FFF	16 Kbytes	*peripheral 2* memory space (4-Kbyte address space)
per3	0x3000 → 0x3FFF	16 Kbytes	*peripheral 3* memory space (4-Kbyte address space)
per4	0x4000 → 0x4FFF	16 Kbytes	*peripheral 4* memory space (4-Kbyte address space)
per5	0x5000 → 0x5FFF	16 Kbytes	*peripheral 5* memory space (4-Kbyte address space)
per6	0x6000 → 0x6FFF	16 Kbytes	*peripheral 6* memory space (4-Kbyte address space)

Table 42-44. SDMA Data Memory Space (continued)

Device	SDMA Address (Hex)	Size	Description
Registers	0x7000 → 0x7FFF	16 Kbytes	Memory mapped registers
per7	0x8000 → 0x8FFF	16 Kbytes	*peripheral 7* memory space (4-Kbyte peripheral address space)
per8	0x9000 → 0x9FFF	16 Kbytes	*peripheral 8* memory space (4-Kbyte peripheral address space)
per9	0xA000 → 0xAFFF	16 Kbytes	*peripheral 9* memory space (4-Kbyte peripheral address space)
per10	0xB000 → 0xBFFF	16 Kbytes	*peripheral 10* memory space (4-Kbyte address space)
per11	0xC000 → 0xCFFF	16 Kbytes	*peripheral 11* memory space (4-Kbyte address space)
per12	0xD000 → 0xDFFF	16 Kbytes	*peripheral 12* memory space (4-Kbyte address space)
per13	0xE000 → 0xEFFF	16 Kbytes	*peripheral 13* memory space (4-Kbyte address space)
per14	0xF000 → 0xFFFF	16 Kbytes	*peripheral 14* memory space (4-Kbyte address space)

42.12 SDMA Internal (Core) Memory Map and Internal Register Definitions

The actual SDMA memory mapped registers are summarized in the following sections; for peripherals' memory maps, see the respective chapters.

42.12.1 SDMA Internal (Core) Registers Memory Map

Table 42-45. SDMA Internal Registers Memory Map

Offset	Register	Access	Reset Value	Section/Page
General Registers				
0x7000 (MC0PTR)	AP (MCU) Channel 0 Pointer	R	0x0000_0000	42.12.3.1/42-82
0x7002 (CCPTR)	Current Channel Pointer	R	0x0000_0000	42.12.3.2/42-83
0x7003 (CCR)	Current Channel Register	R	0x0000_0000	42.12.3.3/42-84
0x7004 (NCR)	Highest Pending Channel Register	R	0x0000_0000	42.12.3.4/42-84
0x7005 (EVENTS)	External DMA Requests Mirror	R	0x0000_0000	42.12.3.5/42-85
0x7006 (CCPRI)	Current Channel Priority	R	0x0000_0000	42.12.3.6/42-86
0x7007 (NCPRI)	Next Channel Priority	R	0x0000_0000	42.12.3.7/42-87
0x7009 (ECOUNT)	OnCE Event Cell Counter	R/W	0x0000_0000	42.12.3.8/42-88
0x700A (ECTL)	OnCE Event Cell Control Register	R/W	0x0000_0000	42.12.3.9/42-88
0x700B (EAA)	OnCE Event Address Register A	R/W	0x0000_0000	42.12.3.10/42-90
0x700C (EAB)	OnCE Event Cell Address Register B	R/W	0x0000_0000	42.12.3.11/42-91
0x700D (EAM)	OnCE Event Cell Address Mask	R/W	0x0000_0000	42.12.3.12/42-91
0x700E (ED)	OnCE Event Cell Data Register	R/W	0x0000_0000	42.12.3.13/42-92

Table 42-45. SDMA Internal Registers Memory Map (continued)

Offset	Register	Access	Reset Value	Section/Page
0x700F (EDM)	OnCE Event Cell Data Mask	R/W	0x0000_0000	42.12.3.14/42-93
0x7018 (RTB)	OnCE Real-Time Buffer	R/W	0x0000_0000	42.12.3.15/42-93
0x7019 (TB)	OnCE Trace Buffer	R	0x0000_0000	42.12.3.16/42-94
0x701A (OSTAT)	OnCE Status	R	0x0000_0000	42.12.3.17/42-95
0x701C (MCHN0ADDR)	Channel 0 Boot Address	R	0x0000_0000	42.12.3.18/42-97
0x701D (ENDIANESS)	ENDIAN Mode Status Register	R	0x0000_0000	42.12.3.19/42-98
0x701E (LOCK)	Lock Status Register	R	0x0000_0000	42.12.3.20/42-98
0x701F (EVENTS2)	External DMA Requests Mirror #2	R	0x0000_0000	42.12.3.21/42-99
0x7020 (HE)	AP Enable Register	R	0x0000_0000	42.12.3.22/42-100
0x7021 (DE)	BP Enable Register	R	0x0000_0000	42.12.3.23/42-100
0x7022 (PRIV)	Current Channel BP Privilege Register	R	0x0000_0000	42.12.3.24/42-101

42.12.2 Register Summary

The following definitions serve as a key for the SDMA internal register summary.



Figure 42-41. Key to Register Fields

Table 42-46 provides a key for register figures.

Table 42-46. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writeable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.

Table 42-46. Register Figure Conventions (continued)

Convention	Description
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Note: for n = 0 to 31

Table 42-47 presents a summary of the SDMA internal (core) registers.

Table 42-47. SDMA Internal Registers Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x7000 (MC0PTR)	R	MC0PTR[31:16]															
	W																
	R	MC0PTR[15:0]															
	W																
0x7001 RESERVED	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
0x7002 (CCPTR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	CCPTR[15:0]															
	W																
0x7003 (CCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	CCR[4:0]				
	W																
0x7004 (NCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	NCR[4:0]				
	W																

Table 42-47. SDMA Internal Registers Summary (continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x7005 (EVENTS)	R	EVENTS[31:16]															
	W																
	R	EVENTS[15:0]															
	W																
0x7006 (CCPRI)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	CCPRI[2:0]		
	W																
0x7007 (NCPRI)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	NCPRI[2:0]		
	W																
0x7009 (ECOUNT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	ECOUNT[15:0]															
	W	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm
0x700A (ECTL)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	EN	CNT	ECTC[1:0]		DTC[1:0]		ATC[1:0]		ABTC[1:0]		AATC[1:0]		ATS[1:0]	
	W																
0x700B (EAA)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	EAA[15:0]															
	W																
0x700C (EAB)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	EAB[15:0]															
	W																
0x700D (EAM)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	EAM[15:0]															
	W																

Table 42-47. SDMA Internal Registers Summary (continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x700E (ED)	R	ED[31:16]															
	W																
	R	ED[15:0]															
	W																
0x700F (EDM)	R	EDM[31:16]															
	W																
	R	EDM[15:0]															
	W																
0x7018 (RTB)	R	RTB[31:16]															
	W																
	R	RTB[15:0]															
	W																
0x7019 (TB)	R	0	0	0	TBF	TADDR[13:2]											
	W																
	R	TADDR[1:0]		CHFADDR[13:0]													
	W																
0x701A (OSTAT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	PST[3:0]				RCV	EDR	ODR	SWB	MST	0	0	0	0	ECDR[2:0]		
	W																
0x701C (MCHN0ADDR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	SMSZ	CHN0ADDR[13:0]													
	W																
0x701D (ENDIANESS)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AP-END
	W																

Table 42-47. SDMA Internal Registers Summary (continued)

Name		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
0x701E (LOCK)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LOCK
	W																
0x701F (EVENTS2)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	EVENTS[47:32]															
	W																
0x7020 (HE)	R	HE[31:16]															
	W																
	R	HE[15:0]															
	W																
0x7021 (DE)	R	DE[31:16]															
	W																
	R	DE[15:0]															
	W																
0x7022 (PRIV)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	BP PRIV
	W																

42.12.3 SDMA Core Register Descriptions

The SDMA core has access to several memory mapped registers through its internal data bus. They are described in the following sections.

42.12.3.1 AP (MCU) Channel 0 Pointer (MC0PTR)

The following table shows the register; Table 42-48 provides its field descriptions.

0x7000 (MC0PTR) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	MC0PTR[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	MC0PTR[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-42. AP (MCU) Channel 0 Pointer (MC0PTR) Register

Table 42-48. MC0PTR Field Descriptions

Field	Description
31–0 MC0PTR	Contains the address—in the AP memory space—of the initial SDMA context and scripts that are loaded by the SDMA boot script running on channel 0.

42.12.3.2 Current Channel Pointer (CCPTR)

Figure 42-43 shows the register; Table 42-49 provides its field descriptions.

0x7002 (CCPTR) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CCPTR[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-43. Current Channel Pointer (CCPTR) Register

Table 42-49. CCPTR Field Descriptions

Field	Description
31–16	Reserved
15–0 CCPTR	Contains the start address of the context data for the current channel: Its value is *CONTEXT_BASE* + 24**CCR* or *CONTEXT_BASE* + 32**CCR* where CONTEXT_BASE = 0x0800. The value 24 or 32 is selected according to the programmed channel scratch RAM size in the register shown in Section 42.10.3.22, “Channel 0 Boot Address (CHN0ADDR).”

42.12.3.3 Current Channel Register (CCR)

Figure 42-44 shows the register; Table 42-50 provides its field descriptions.

0x7003 (CCR) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	CCR[4:0]				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-44. Current Channel Register (CCR)

Table 42-50. CCR Field Descriptions

Field	Description
31–5	Reserved
4–0 CCR	Contains the number of the current running channel whose context is installed. In the case that the SDMA has finished running the channel and has entered sleep state, CCR will indicate the previous running channel. The PST bits in the OSTAT register indicate when the SDMA is in sleep state.

42.12.3.4 Highest Pending Channel Register (NCR)

Figure 42-45 shows the register; Table 42-51 provides its field descriptions.

0x7004 (NCR) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	NCR[4:0]				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-45. Highest Pending Channel Register (NCR)

Table 42-51. NCR Field Descriptions

Field	Description
31–5	Reserved
4–0 NCR	Contains the number of the pending channel that the scheduler has selected to run next.

42.12.3.5 External DMA Requests Mirror (EVENTS)

Figure 42-46 shows the register; Table 42-52 provides its field descriptions.

0x7005 (EVENTS) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	EVENTS[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EVENTS[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-46. External DMA Requests Mirror (EVENTS)

Table 42-52. EVENTS Field Descriptions

Field	Description
31–0 EVENTS	Reflects the status of the SDMA's external DMA requests. It is meant to allow any channel to monitor the states of these SDMA inputs. This register displays EVENTS 0-31. The EVENTS2 register displays events 32-47.

NOTE

This register is very useful in the case of DMA requests that are active when a peripheral FIFO level is above the programmed watermark. The activation of the DMA request (rising edge) is detected by the SDMA logic and it can enable one or several channels. One of the channels accesses the peripheral and reads or writes a number of data that matches the watermark level (for example, if the watermark is four words, the channel reads or writes four words).

If the channel is effectively executed long after the DMA request was received, reading or writing the watermark number of data may not be sufficient to reset the DMA request (for example, if the FIFO watermark is four and at the channel execution it already contains nine pieces of data). This means no new rising edge may be detected by the SDMA, although there still remains transfers to perform. Therefore, if the channel were terminated at that time, it would not be restarted, causing potential overrun or underrun of the peripheral.

The proposed mechanism is for the channel to check this register after it has performed the "watermark" number of accesses to the peripheral. If the bit for the DMA request that triggers this channel is set, it means there is still another watermark number of data to transfer. This goes on until the bit is cleared. The same script can be used for multiple channels that require this behavior. The script can determine its channel number from the CCR register and infer the corresponding DMA request bit to check. It needs a reference table that is coherent with the request-channel matrix that the AP programmed.

42.12.3.6 Current Channel Priority (CCPRI)

Figure 42-47 shows the register; Table 42-53 provides its field descriptions.

0x7006 (CCPRI) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	CCPRI[2:0]		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-47. Current Channel Priority (CCPRI) Register

Table 42-53. CCPRI Field Descriptions

Field	Description
31–3	Reserved
2–0 CCPRI	Contains the 3-bit priority of the channel whose context is installed. It is 0 when no channel is running. 0 no running channel 1–7 current channel priority

42.12.3.7 Next Channel Priority (NCPRI)

Figure 42-48 shows the register; Table 42-54 provides its field descriptions.

0x7007 (NCPRI) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	NCPRI[2:0]		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-48. Next Channel Priority (NCPRI) Register

Table 42-54. NCPRI Field Descriptions

Field	Description
31–3	Reserved
2–0 NCPRI	Contains the 3-bit priority of the channel the scheduler has selected to run next. It is 0 when no other channel is pending.

42.12.3.8 OnCE Event Cell Counter (ECOUNT)

Figure 42-49 shows the register; Table 42-55 provides its field descriptions.

0x7009 (ECOUNT) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ECOUNT[15:0]															
W	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm	rwm
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-49. OnCE Event Cell Counter (ECOUNT) Register

Table 42-55. ECOUNT Field Descriptions

Field	Description
31–16	Reserved
15–0 ECOUNT	The event cell counter contains the number of times minus one that an event detection must occur before generating a debug request. • This register should be written before any attempt to use the event detection counter during an event detection process. • The counter is cleared on a JTAG reset.

42.12.3.9 OnCE Event Cell Control Register (ECTL)

Figure 42-50 shows the register; Table 42-56 provides its field descriptions.

0x700A (ECTL) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	EN	CNT	ECTC[1:0]		DTC[1:0]		ATC[1:0]		ABTC[1:0]		AATC[1:0]		ATS[1:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-50. OnCE Event Cell Control Register (ECTL)

Table 42-56. ECTL Field Descriptions

Field	Description
31–14	Reserved
13 EN	Event Cell Enable. If the EN bit is set, the event cell is allowed to generate debug requests (the cell is awakened). If it is cleared, the event detection unit is disabled and no hardware breakpoint is generated, but matching conditions are still reflected on the emulation pin. 0 Cell is disabled. 1 Cell is enabled.
12 CNT	Event Counter Enable. The event counter enable bit determines if the cell counter is used during the event detection. In order to use the event counter during an event detection process, the event cell counter register should be loaded with a value equal to the number of times minus one that an event occurs before a debug request is sent. After every event detection, the counter is decreased. When the counter reaches the value 0, the event detection cell sends a debug request to the core. The event counter register should be written and the EN bit should be set before each new event detection process uses the event counter. 0 Counter is disabled. 1 Counter is enabled.
11–10 ECTC[1:0]	The event cell trigger condition bits select the combination of address and data matching conditions that generate the final address/data condition. During program execution, if this event cell trigger condition goes to 1, a debug request is sent to the SDMA. The EN bit must be set to enable the debug request generation. 00 address ONLY 01 data ONLY 10 address AND data 11 address OR data
9–8 DTC[1:0]	The data trigger condition bits define when data is considered matching after comparison with the data register of the event detection unit. The operations are performed on unsigned values. 00 equal 01 not equal 10 greater than 11 less than

Table 42-56. ECTL Field Descriptions (continued)

Field	Description
7–6 ATC[1:0]	The address trigger condition bits select how the two address conditions (addressA and addressB) are combined to define the global address matching condition. The supported combinations are described, as follows. 00 addressA ONLY 01 addrA AND addrB 10 addrA OR addrB 11 reserved
5–4 ABTC[1:0]	The Address B Trigger Condition (ABTC) controls the operations performed by address comparator B. All operations are performed on unsigned values. This comparator B outputs the addressB condition. 00 equal 01 not equal 10 greater than 11 less than
3–2 AATC[1:0]	The Address A Trigger Condition (AATC) controls the operations performed by address comparator A. All operations are performed on unsigned values. This comparator A outputs the addressA condition. 00 equal 01 not equal 10 greater than 11 less than
1–0 ATS[1:0]	The access type select bits define the memory access type required on the SDMA memory bus. 00 read ONLY 01 write ONLY 10 read or write 11 —

42.12.3.10 OnCE Event Address Register A (EAA)

Figure 42-51 shows the register; Table 42-57 provides its field descriptions.



Figure 42-51. OnCE Event Address Register A (EAA)

Table 42-57. EAA Field Descriptions

Field	Description
31–16	Reserved
15–0 EAA	Event Cell Address Register A computes an address A condition. It is cleared on a JTAG reset.

42.12.3.11 OnCE Event Cell Address Register B (EAB)

Figure 42-52 shows the register; Table 42-58 provides its field descriptions.

0x700C (EAB) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	EAB[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-52. OnCE Event Cell Address Register B

Table 42-58. EAB Field Descriptions

Field	Description
31–16	Reserved
15–0 EAB	Event Cell Address Register B computes an address B condition. It is cleared on a JTAG reset.

42.12.3.12 OnCE Event Cell Address Mask (EAM)

Figure 42-53 shows the register; Table 42-59 provides its field descriptions.



Figure 42-53. OnCE Event Cell Address Mask (EAM)

Table 42-59. EAM Field Descriptions

Field	Description
31–16	Reserved
15–0 EAM	The Event Cell Address Mask contains a user-defined address mask value. This mask is applied to the address value latched from the memory address bus before performing the address comparison. **Note:** There is a common address mask value for both address comparators. If bit *i* of this register is set, then bit *i* of the address value latched from the memory bus does not influence the result of the address comparison. The register is cleared on a JTAG reset.

42.12.3.13 OnCE Event Cell Data Register (ED)

Figure 42-54 shows the register; Table 42-60 provides its field descriptions.



Figure 42-54. OnCE Event Cell Data (ED) Register

Table 42-60. ED Field Descriptions

Field	Description
31–0 ED	The event cell data register contains a user defined data value. This data value is an input for the data comparator which generates the data condition. It is cleared on a JTAG reset.

42.12.3.14 OnCE Event Cell Data Mask (EDM)

Figure 42-55 shows the register; Table 42-61 provides its field descriptions.



Figure 42-55. OnCE Event Cell Data Mask (EDM) Register

Table 42-61. EDM Field Descriptions

Field	Description
31–0 EDM	The event cell data mask register contains the user-defined data mask value. • This mask is applied to the data value latched from the memory bus before performing the data comparison. • Setting bit *i* of the event cell data mask register means that bit *i* of the data value latched from the address bus does not influence the result of the data comparison. • The data mask is cleared on a JTAG reset.

42.12.3.15 OnCE Real-Time Buffer (RTB)

Figure 42-56 shows the register; Table 42-62 provides its field descriptions.

0x7018 (RTB) Access: User Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	RTB[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	RTB[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-56. OnCE Real-Time Buffer (RTB) Register

Table 42-62. RTB Field Descriptions

Field	Description
31–0 RTB	The Real Time Buffer register stores and retrieves run time information without putting the SDMA in debug mode. Writing to that register triggers a pulse on a specific real-time debug pin whose connection depends on the chip implementation. The RTB value can be accessed by the OnCE under AP or JTAG control using the rbuffer command.

42.12.3.16 OnCE Trace Buffer (TB)

Figure 42-57 shows the register; Table 42-63 provides its field descriptions.

0x7019 (TB) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	TBF	TADDR[13:2]											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TADDR[1:0]		CHFADDR[13:0]													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-57. OnCE Trace Buffer (TB) Register

Table 42-63. TB Field Descriptions

Field	Description
31–29	Reserved
28 TBF	The Trace Buffer Flag is set when the buffer contains the addresses of a valid change of flow. The contents of the buffer should be ignored otherwise. 0 Invalid information 1 Valid information
27–14 TADDR	The target address is the address taken after the execution of the change of flow instruction.
13–0 CHFADDR	The change of flow address is the address where the change of flow is taken when executing a change of flow instruction.

42.12.3.17 OnCE Status (OSTAT)

Figure 42-58 shows the register; Table 42-64 provides its field descriptions.

0x701A (OSTAT) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PST[3:0]				RCV	EDR	ODR	SWB	MST	0	0	0	0	ECDR[2:0]		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-58. OnCE Status (OSTAT) Register

Table 42-64. OSTAT Field Descriptions

Field	Description
31–16	Reserved
15–12 PST[3:0]	The Processor Status bits reflect the state of the SDMA RISC engine. • The “Program” state is the usual instruction execution cycle. • The “Data” state is inserted when there are wait-states during a load or a store on the data bus (ld or st). • The “Change of Flow” state is the second cycle of any instruction that breaks the sequence of instructions (jumps and channel-switching instructions). • The “Change of Flow in Loop” state is used when an error causes a hardware loop exit. • The “Debug” state means the SDMA is in debug mode. • The “Functional Unit” state is inserted when there are wait-states during a load or a store on the functional units bus (ldf or stf). • In “Sleep” modes, no script is running (this is the RISC engine idle state). The “after Reset” is slightly different because no context restoring phase will happen when a channel is triggered: The script located at address 0 will be executed (boot operation). • The “in Sleep” states are the same as above except they do not have any corresponding channel. They are used when entering debug mode after reset; the reason is that it is necessary to return to the “Sleep after Reset” state when leaving debug mode. 0 Program 1 Data 2 Change of Flow 3 Change of Flow in Loop 4 Debug 5 Functional Unit 6 Sleep 7 Save 8 Program in Sleep 9 Data in Sleep 10 Change of Flow in Sleep 11 Change Flow Loop Sleep 12 Debug in Sleep 13 Functional Unit in Sleep 14 Sleep after Reset 15 Restore
11 RCV	After each write access to the real time buffer (RTB), the RCV bit is set. This bit is cleared after execution of an `rbuffer` command and on a JTAG reset.
10 EDR	This flag is raised when the SDMA has entered debug mode after an external debug request.
9 ODR	This flag is raised when the SDMA has entered debug mode after a OnCE debug request.
8 SWB	This flag is raised when the SDMA has entered debug mode after a software breakpoint.

Table 42-64. OSTAT Field Descriptions (continued)

Field	Description
7 MST	This flag is raised when the OnCE is controlled from the AP peripheral interface. 0 JTAG interface controls the OnCE. 1 AP peripheral interface controls the OnCE.
2–0 ECDR[2:0]	Event Cell Debug Request. If the debug request comes from the event cell, the reason for entering debug mode is given by the EDR bits. If all three bits of the EDR are reset, then it did not generate any debug request. If the cell did generate a debug request, then at least one EDR bit is set; the meaning of the encoding is as follows: EDR[0] 1 matched addressA condition EDR[1] 1 matched addressB condition EDR[2] 1 matched data condition The encoding of the EDR bits is useful to find out more precisely why the debug request was generated. A debug request from an event cell is generated for a specific combination of the addressA, addressB, and data conditions; the value of those fields is given by the EDR bits.

42.12.3.18 Channel 0 Boot Address (MCHN0ADDR)

Figure 42-59 shows the register; Table 42-65 provides its field descriptions.

0x701C (MCHN0ADDR) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	SMSZ	CHN0ADDR[13:0]													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-59. Channel 0 Boot Address (MCHN0ADDR) Register

Table 42-65. MCHN0ADDR Field Descriptions

Field	Description
31–15	Reserved

Table 42-65. MCHN0ADDR Field Descriptions (continued)

Field	Description
14 SMSZ	The bit 14 (Scratch Memory Size) determines if scratch memory must be available after every channel context. After reset, it is equal to 0, which defines a RAM space of 24 words for each channel. All of this area stores the channel context. By setting this bit, 32 words are reserved for every channel context, which gives eight additional words that can be used by the channel script to store any type of data. Those words are never erased by the context switching mechanism. 0 24 words per context 1 32 words per context
13–0 CHN0ADDR[13:0]	Contains the address of the channel 0 routine programmed by the AP; it is loaded into a general register at the very start of the boot and the SDMA jumps to the address it contains. By default, it points to the standard boot routine in ROM.

42.12.3.19 ENDIAN Mode Status Register (ENDIANESS)

Figure 42-60 shows the register; Table 42-66 provides its field descriptions.

0x701D (ENDIANESS) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	APEND
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-60. Endian Mode Status Register (ENDIANESS) Register

Table 42-66. ENDIANESS MODE Field Descriptions

Field	Description
31–1	Reserved
0 APEND	APEND indicates the Endian mode of the Peripheral andBurst DMA interfaces. 0 - AP is in big Endian mode 1 - AP is in little Endian mode

42.12.3.20 Lock Status Register (LOCK)

Figure 42-61 shows the register; Table 42-67 provides its field descriptions.

0x701E (LOCK) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LOCK
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-61. Lock Status (LOCK) Register

Table 42-67. LOCK Field Descriptions

Field	Description
31–0	Reserved
0 LOCK	The LOCK bit reports the value of the LOCK bit in the SDMA_LOCK status register. SDMA software may use this value to determine if certain operations such as loading of new scripts is allowed. 0 - LOCK bit clear 1 - LOCK bit set

42.12.3.21 External DMA Requests Mirror #2 (EVENTS2)

Figure 42-62 shows the register; Table 42-68 provides its field descriptions.

0x701F (EVENTS2) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EVENTS[47:32]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-62. External DMA Requests #2 (EVENTS2) Register

Table 42-68. EVENTS2 Field Descriptions

Field	Description
31–16	Reserved
15-0 EVENTS	Reflects the status of the SDMA's external DMA requests. It is meant to allow any channel to monitor the states of these SDMA inputs. This register displays EVENTS 32-47. The separate EVENTS register displays events 0-31.

42.12.3.22 Host Enable Register (HE)

Figure 42-62 shows the register; Table 42-68 provides its field descriptions.



Figure 42-63. Host Enable (HE) Register

Table 42-69. HE Field Descriptions

Field	Description
31-0 HE	Reflects the status of the SDMA's host enable bits which are configured in the AP memory map by the HSTART or STOP_STAT registers.

42.12.3.23 BP (DSP) Enable Register (DE)

Figure 42-62 shows the register; Table 42-68 provides its field descriptions.

0x7021 (DE) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	DE[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DE[15:0]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-64. BP Enable (DE) Register

Table 42-70. DE Field Descriptions

Field	Description
31-0 DE	Reflects the status of the SDMA's host enable bits which are configured in the BP memory map by the DSTART or STOP_STAT registers.

42.12.3.24 Current Channel Privilege Register (PRIV)

Figure 42-62 shows the register; Table 42-68 provides its field descriptions.

0x7022 (PRIV) Access: User Read-Only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	BP PRIV
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 42-65. Current Channel Privilege (PRIV) Register

Table 42-71. PRIV Field Descriptions

Field	Description
31–1	Reserved
0 BPPRIV	The BPPRIV bit indicates if the current channel has privilege to access BP memory. This bit is only updated when SDMA enters a context restore state based on the value of DE at the time. Thus, if DE is cleared while the channel is running, the privilege is retained until the next channel switch to allow any remaining DMA activity for that channel to complete. 0 - Current Channel does not have privilege to access BP memory 1 - Current Channel has privilege to access BP memory

42.13 SDMA Peripheral Registers

See the respective peripherals' chapters more information.

42.14 SDMA Initialization

This section provides a quick description of several initialization procedures.

42.14.1 Hardware Reset

After reset, the RAM that holds contexts, data, scripts, and the DMA request-channels matrix has unpredictable content. The core registers are all reset to 0, including the PC; the PCU state is *Sleep after Reset*. No channel can be activated because all of the priorities are also reset to 0.

42.14.2 Standard Boot Sequence

The following is the standard boot sequence:

1. Initialize the CONFIG register—detailed in Section 42.10.3.14, "Configuration Register (CONFIG)"—to determine the AP DMA/core clock ratio (1 or 2)
2. Initialize the DMA request-channels matrix (see Section 42.10.3.27, "Channel Enable RAM (CHNENBLn)").
3. Program the channel control registers—Channel Event Override (EVTOVR), Channel BP Override (DSPOVR), Channel BP Override (HOSTOVR), and Channel Event Pending (EVTPEND)—according to the channel allocation.
4. Perform any necessary setup as required by the standard boot script in ROM (this is described in MOT-SFS-IAPI-SAS-001 (version 0.04)).
5. Trigger channel 0 with the Channel Start (HSTART) register, which starts the execution of the ROM script starting at address 0. This boot downloads channel scripts and contexts in RAM.

42.14.3 User-Defined Boot Sequence

The following is a user-defined boot sequence:

1. Initialize the Configuration Register (CONFIG), Channel Enable RAM (CHNENBLn), Channel Event Override (EVTOVR), Channel BP Override (DSPOVR), Channel AP Override (HOSTOVR), and Channel Event Pending (EVTPEND).
2. Use the OnCE (either via its JTAG interface or its AP control registers) to download any code in the SDMA RAM. Section 42.18.5.4, "Accessing the Memory" describes how to write data to the RAM via the OnCE.
3. Use the OnCE instructions to make the PC default value point to the new boot script start address, or rely on the ROM startup script, which first jumps to the address in Channel 0 Boot Address (CHN0ADDR). (This register default address points to the standard boot script.)

42.14.4 Script Loading and Context Initialization

The execution of an SDMA script depends on both the instructions that make up the script and the data context upon which it operates. Both must be initialized before the script is allowed to execute. Each of the 32 channels has a separate data context, but may share scripts and locations in the data RAM.

The AP manages the space in program RAM and data RAM. It also manages the assignment of SDMA channels to the device drivers that need them. Channels are initialized by the AP via the channel 0 boot script. The boot channel downloads any required scripts with their data and the channels' initial contexts. Every context contains all the initial values of the registers, including the PC. Then the AP can enable any channel that becomes active and begins fetching and executing instructions from its script.

42.15 Instruction Description

This section provides a quick description of several initialization procedures. The following sections introduce the instruction of the SDMA. Instruction set details are available in Section •, "RESERVEDRESERVEDSection 42.16.2.6, "Peripheral DMA Read (ldf)—Read Mode" for Peripheral DMA."

42.15.1 Scheduling Instructions

The following are scheduling instructions:

- `done`—The instruction causes certain scheduling or interrupt bits to be set or cleared, which may cause a change in the schedule-ability of the running channel. Then the instruction causes the SDMA to evaluate the current scheduling priorities and to choose the highest priority ready channel. If this channel is not the current channel, a context switch will take place. If there are no runnable channels, the SDMA will enter the stopped mode. The `done` 5 has a special usage reserved for debug, as explained in Section 42.15.17, "Debug Instructions."
- `yield`—These instructions are special cases of the `done` instruction. They do not modify the scheduling bits, but allow the highest pending channel (if it exists) to preempt the current channel if the pending channel priority is strictly greater than the current channel priority.

- yieldge—These instructions are special cases of the done instruction. They do not modify the scheduling bits, but allow the highest pending channel (if it exists) to preempt the current channel if the pending channel priority is strictly greater or equal to the current channel priority.
- notify—The notify instruction affects the scheduling bits, but does not cause rescheduling.

42.15.2 Conditional Branch Instructions

The conditional branch instructions of an 8-bit displacement, which is sign-extended and added to the current PC (which points to the next instruction) if the condition is satisfied. Otherwise, control passes to the next sequential instruction.

- BF—Branch if False. The branch is taken if the T bit in the processor status is zero (false).
- BT—Branch if True. The branch is taken if the T bit in the processor status is one (true).
- BSF—Branch if Source Fault. The branch is taken if the SF bit in the processor status is one.
- BDF—Branch if Destination Fault. The branch is taken if the DF bit in the processor status is one.

42.15.3 Unconditional Jump Instructions

There are two varieties of unconditional control transfers: an absolute transfer and a through-register transfer. Absolute transfers have a 14-bit address field that replaces the current PC.

- JMP—Jump. Causes the processor to jump to an absolute address encoded in the instruction itself.
- JSR—Jump to Subroutine. Causes the processor to jump to a subroutine, the address of which is encoded in the instruction itself.
- JMPR—Jump through Register. Causes the processor to jump to an absolute address contained in a General register. This instruction is meant to be used when more than one level of subroutines are required.
- JSRR—Jump to Subroutine through Register. Causes the processor to jump to a subroutine, the address of which is contained in a General register. This instruction is meant to be used when more than one level of subroutines are required.

42.15.4 Subroutine Return Instructions

The following are subroutine return instructions:

- RET—Return from Subroutine. The RET restores the contents of RPC to PC.
- LDRPC—Load from RPC to Register. THe LDRPC instruction is meant to be used when more than one level of subroutines are required. It stores the contents of RPC in any General register.

42.15.5 Loop Instruction

The following is a loop instruction:

LOOP—Enters Loop Mode. Before entering loop mode, the loop instruction can optionally clear the fault flags (SF and/or DF) based on a 2-bit field in the instruction. This feature is linked to the fact that setting SF or DF in loop mode will cause an immediate exit of the loop.

42.15.6 Miscellaneous Instructions

The following are miscellaneous instructions:

- CLRF—Clear Fault Flags. This instruction clears any combination of SF and DF.
- MOV r,s—This moves data from GReg[s] to GReg[r].
- LDI r,immediate—This loads GReg[r] with a zero-extended immediate value.

42.15.7 Logic Instructions

The following are logic instructions:

- XOR r,s—This performs an exclusive or between GReg[r] and GReg[s], and stores the result in GReg[r].
- XORI r,immediate—This performs an exclusive or between GReg[r] and a zero-extended immediate value, and stores the result in GReg[r].
- OR r,s—This performs an or between GReg[r] and GReg[s], and stores the result in GReg[r].
- ORI r,immediate—This performs an or between GReg[r] and a zero-extended immediate value and, stores the result in GReg[r].
- ANDN r,s—This performs an and between GReg[r] and the negated GReg[s], and stores the result in GReg[r].
- ANDNI r,immediate—This performs an and between GReg[r] and the negated zero-extended immediate value, and stores the result in GReg[r].
- AND r,s—This performs an and between GReg[r] and GReg[s], and stores the result in GReg[r].
- ANDI r,immediate—This performs an and between GReg[r] and a zero-extended immediate value, and stores the result in GReg[r].

42.15.8 Arithmetic Instructions

Arithmetic instructions modify the T bit in the processor status according to the result of the operation. The T bit is set if the result is zero, otherwise it is cleared.

- ADD r,s—This performs the addition of GReg[r] and GReg[s], and stores the result in GReg[r].
- ADDI r,immediate—This performs the addition of GReg[r] and a zero-extended immediate value, and stores the result in GReg[r].
- SUB r,s—This performs the subtraction of GReg[s] from GReg[r], and stores the result in GReg[r].
- SUBI r,immediate—This performs the subtraction of a zero-extended immediate value from GReg[r], and stores the result in GReg[r].

42.15.9 Compare Instructions

Compare instructions modify the T bit in the processor status according to the result of the operation. The T bit is set if the comparison is true, otherwise it is cleared.

NOTE

Only one version of the immediate form is implemented. Non-equality comparisons to immediate values will require two instructions.

- `CMPEQ r,s`—This sets T when registers `GReg[r]` and `GReg[s]` are equal.
- `CMPEQI r,immediate`—This sets T when register `GReg[r]` and the zero-extended immediate value are equal.
- `CMPLT r,s`—This sets T when register `GReg[r]` is less than and not equal to `GReg[s]`. The comparison is signed.
- `CMPHS r,s`—This sets T when register `GReg[r]` is greater than or equal to `GReg[s]`. The comparison is signed.

42.15.10 Test Instructions

Test instructions modify the T bit in the processor status according to the result of the operation. The T bit is set if any bit in the result is one, otherwise it is cleared.

- `TST r,s`—This performs an `and` between `GReg[r]` and `GReg[s]`, and sets T if the result is not zero.
- `TSTI r,immediate`—This performs an `and` between `GReg[r]` and a zero-extended immediate value, and sets `T` if the result is not zero.

42.15.11 Byte Permutation Instructions

These instructions shuffle the bytes in a register. For the purpose of describing these instructions, have the bytes in a register be numbered from the most significant as b_3, b_2, b_1, b_0.

- `RORB r`—The rotate right byte. The result is b_0, b_3, b_2, b_1.
- `REVB r`—The reverse bytes in word. The result is b_0, b_1, b_2, b_3.
- `REVBLO r`—The reverse, two low-order bytes. The result is b_3, b_2, b_0, b_1.

42.15.12 Bit Shift Instructions

The following are bit shift instructions:

- `ROR1 r`—The rotate right 1 bit. This instruction does a circular right shift of 1 bit.
- `LSR1 r`—The logical shift right 1 bit. This instruction shifts all bits to the right by 1. The high order bit is replaced by a 0.
- `ASR1 r`—The arithmetic shift right 1 bit. This instruction shifts all bits to the right by 1. The high order bit is replaced by itself.
- `LSL1 r`—The logical shift left 1 bit. This instruction shifts all bits to the left by 1. The low order bit is replaced by zero.

42.15.13 Bit Manipulation Instructions

- `BCLRI r,n`—The bit clear is immediate; clears bit number *i* in register *r*.
- `BSETI r,n`—The bit set is immediate; sets bit number *i* in register *r*.
- `BTSTI r,n`—The bit test is immediate; tests bit number *i* in register *r* (T becomes equal to the selected register bit).

42.15.14 SDMA Memory Access Instructions

All memory accesses are 32 bits. Any memory location that is implemented with less than 32 bits (for example, peripheral registers) causes unimplemented bits to be read as 0s. All memory accesses will cause either the SF or DF flags in the processor status to be set if they cause a fault. What constitutes a fault, especially when accessing peripheral registers, is a property of the memory location.

- `LD r,(b,d)`—The load instruction creates an address by adding the displacement field (d) to the contents of the base register (b). The SDMA location at the resulting address is read and placed in the destination register (r).
- `ST r,(b,d)`—The store instruction creates an address in the same manner as the load instruction. The register (r) is stored in the SDMA location at the resulting address.

42.15.15 Functional Unit Instructions

The functional unit instructions have an 8-bit field that is placed on the functional unit bus. Some of these bits are used to select which functional unit should be involved in the transfer. The remaining bits are decoded by the selected functional unit so their specific use depends on the functional unit. See Section 42.16, “Functional Units Programming Model.”

There are two functional unit instructions, as follows:

- `LDF r,fub`—The 8-bit field is placed on the functional unit bus and a read is issued to the selected functional unit. As a result of this instruction, the SF may be set in the processor status.
- `STF r,fub`—The 8-bit field is placed on the functional unit bus and a write is issued to the selected functional unit. As a result of this instruction, the DF may be set in the processor status.

42.15.16 Illegal Instructions

All instruction encodings that are illegal cause the following actions:

- The current PC (which points to one beyond the offending instruction) is put in the EPC register.
- The loop mode bit is cleared.
- The PC is set to the value stored in the Illegal Instruction Trap Address (ILLINSTADDR) register (the default value is 0x0001).

ILLEGAL—Although any instruction other than those indicated in the SDMA specification will trigger the illegal instruction mechanism, the ILLEGAL instruction code is preferred as it will always be kept as *illegal* in the possible future versions of the SDMA core.

42.15.17 Debug Instructions

The following are debug instructions:

- SOFTBKPT—The software breakpoint instruction causes the core to stop and enter debug mode. The core can then be accessed and started by the OnCE debug module only.
- done 5—This instruction is used for debugging, as it copies the contents of the PCU registers and flags to the context memory. Information on this instruction is described in Section 42.18.5.2, "Saving the Context."
- CpShReg—This instruction copies the context memory into the PCU registers and flags. Modifying the corresponding memory location before executing this instruction enables you to have the channel continue from a new instruction address. This instruction is described in Section 42.18.5.3, "Restoring the Context."

42.16 Functional Units Programming Model

The functional unit instructions cause an 8-bit code, found in the low eight bits of the instruction, to be asserted on the functional unit control bus. Some of these bits are used to select one of several functional units. Functional units which can be selected include SDMA registers such as MSA and MSD which are not mapped in the SDMA memory map, and are accessible only through the functional unit bus. These Functional Unit Registers are listed in Table 42-72. In order to establish a programming convention, assume the selection bits are some number of the most significant bits of the 8-bit code. Furthermore, some number of the least significant bits is decoded by a given functional unit to establish the type of operation to perform.

Table 42-72. Functional Unit Registers

Functional Unit	Register	Register Name	Section/Page
Burst DMA Unit	MSA	Memory Source Address Register	42.16.1.1/42-109
	MDA	Memory Source Address Register	42.16.1.2/42-109
	MD	Memory Data Buffer Register	42.16.1.3/42-110 (Write) 42.16.1.5/42-112 (Read) 42.16.1.6/42-114
	MS	Memory State Register	42.16.1.4/42-110
Peripheral DMA Unit	PSA	Peripheral Source Address Register	42.16.2.1/42-123
	PDA	Peripheral Source Address Register	42.16.2.2/42-123
	PD	Peripheral Data Buffer Register	42.16.2.3/42-124 (Write) 42.16.2.5/42-126 (Read) 42.16.2.6/42-128
	PS	Peripheral State Register	42.16.2.4/42-124

Table 42-72. Functional Unit Registers (continued)

Functional Unit	Register	Register Name	Section/Page
CRC Unit	CA	Polynomial Register	42.16.3.1/42-133
	CS	Accumulator Register	42.16.3.2/42-134

More information regarding the functional units can be found in Section 42.5.1, "CRC Calculation Unit,", Section 42.5.3, "Peripheral DMA Unit," and Section 42.5.2, "Burst DMA Unit".

42.16.1 Burst DMA Unit

The DMA instructions control the DMA state machine and may cause a DMA cycle on the associated memory bus. There are four registers associated with the burst DMA unit, a Memory Source Address register (MSA), a Memory Destination Address register (MDA), a Memory Data buffer (MD), and a state register (MS).
The burst DMA has two different uses:

- A data transfer between External Memory Interface and SDMA general register
- A data transfer in copy mode where blocks of data are transferred from the source address to the destination address

42.16.1.1 Memory Source Address Register (MSA)

The source address register contains the pointer into EMI memory associated with the next read data transfer. It has byte granularity.

Reading the register with the `ldf` instruction has no side effects, and gives the address value in the EMI memory of the next data that is read by the SDMA during an `ldf MD` instruction.

Writing the source address register has two side effects: If the prefetch bit is set, a DMA read cycle (8-word read access) is issued with the new address. Any data still located in the buffer is lost. If there is valid write data in the buffer, it is necessary to force the DMA to completely flush it out before modifying MSA to guarantee all the data is effectively written to memory.

The MSA register has two modes of programming:

- Frozen—In frozen mode, the MSA register is not modified after DMA accesses.
- Incremented (default mode)—In incremental mode, MSA is incremented by the number of bytes transferred during read cycles.

42.16.1.2 Memory Destination Address Register (MDA)

The destination address register contains the pointer into EMI memory associated with the next write data transfer. It has byte granularity.

Reading the MDA register with the `ldf` instruction has no side effects. It gives the address value in the EMI memory where the next SDMA data (`stf r,MD` instruction) is stored when MD FIFO is flushed.

Writing the destination address register has one side effect. Any data still located in the buffer is lost. If there is valid write data in the buffer, it is necessary to force the DMA to completely flush it out before modifying MDA to guarantee all the data is effectively written to memory.

The MDA register has two modes of programming:

- Frozen—In frozen mode, the MDA register is not modified after DMA accesses.
- Incremented (default mode)—The MDA register is incremented by the number of bytes transferred during write cycles.

42.16.1.3 Memory Data Buffer Register (MD)

The data buffer register consists of a bank of 36 bytes that behave like FIFO. This FIFO stores the eight words received when a read burst is triggered by the DMA (DMA is in read mode). The MD register is in write mode after a writing in MDA or after an `stf MD` instruction. In that case, a burst write access is automatically triggered when there are more than eight words in MD. For bandwidth optimization, any transfers between DMA and the EMI controller are based on burst accesses.

An `ldf r,MD|SIZE` instruction that reads the data buffer may cause a DMA cycle, as follows:

- If there are less bytes in the FIFO than the size parameter of the instruction. For instance, if only two bytes are available in MD and a 4-byte read is requested, a burst read access is executed to complete the two bytes.
- If the prefetch bit is set, and after reading there is enough space in the FIFO to store a full burst, a burst read access is triggered.

An `stf r,MD|SIZE` instruction that writes to the data buffer may cause a DMA cycle if the number of written bytes in MD is higher than 32 (eight words) or if the flush bit is set.

When DMA is used for data transfer between SDMA and EMI (reading or writing), no immediate error is possible because the module manages a data misalignment issue; therefore, it is allowed to read/write a word to/from a half-word address. However, the addresses (source or destination) must belong to the EMI memory mapping. The only potential error, in this mode, would be the error sent back by the EMI controller when an access to a super-user page is detected. The whole transfer on the DMA associated bus will be considered successful when there are no errors seen on the bus during the transfer. In copy mode, an immediate error could be returned to SDMA as described in Section 42.16.1.10, “Error Management.”

42.16.1.4 State Register (MS)

The state register contains the DMA state-machine value. It can be accessed in case of an error received during a transfer. MS is also accessed to set-up the conditional yielding feature.

The initialization value of this register is 0 and it consists of the following:

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	spriv	stype	0	0	dpriv	dtype
W																
R	0	0	0	0	y	d	e		0	0	n					
W																

Figure 42-66. MS Structure

Table 42-73. MS Field Descriptions

Field	Description
31–22	Reserved
21 spriv	The spriv value is ignored for this device. 0 = valid value 1 = Reserved
20 stype	Source Mode. Indicates if MSA has to be incremented (or not) during accesses. 0 Frozen—MSA is not modified. 1 Incremented—MSA is incremented by the number of transferred bytes during read access.
19–18	Reserved
17 dpriv	The dpriv value is ignored for this device. 0 = valid value 1 = Reserved
16 dtype	Destination Mode. Indicates if MDA has to be incremented (or not) during accesses. 0 Frozen—MDA is not modified. 1 Incremented—MDA is incremented by the number of transferred bytes during write access.
15–12	Reserved
11 y	Conditional Yielding selector. When selected, the `yield`/`yieldge` instructions will not switch channels if the Burst DMA is in Write Mode, and it has less than four bytes in its FIFO. This is aimed at reducing the number of inefficient FIFO flushes due to context switches. 0 Always yields 1 Yields conditionally (when there are less than four bytes in the FIFO in write mode)
10 d	Access Direction or DMA Mode. DMA is in write mode when data was written into MD by `stf MD` instructions, or if a previous DMA cycle on the external bus was a write access. Writing MDA or MSA changes the DMA mode to the respective value.DMA is in read mode when a previous DMA cycle was a read access, and DMA stays in read mode when data is read by SDMA with an `ldf MD` instruction. Reading MDA or MSA does not change the DMA mode. 0 Read Mode 1 Write Mode

Table 42-73. MS Field Descriptions (continued)

Field	Description
9–8 e	Error. Indicates if the previous access was acknowledged with a bus error. 00 No error was received. 01 *reserved* 10 Error mode 11 error read burst
7–6	Reserved
5–0 n	Number of bytes in the MD FIFO.

42.16.1.5 Burst DMA Write (stf)

When received from a `stf` instruction, the function code bits are interpreted as follows, depending on the addressed register:

Register	7	6	5	4	3	2	1	0
MSA	s		p	freeze	r			spriv
MDA								dpriv
MD			f	cpy			sz	
MS								

Figure 42-67. STF Code Bits

Table 42-74. STF Code Bit Field Descriptions

Field	Description
7–6 s	Functional Unit selector 00 for Burst DMA
5 p (MSA)	Prefetch Flag 0 No prefetch 1 Prefetch required from new MSA
5 f (MD)	Forced Flush Flag 0 Automatic flush 1 FIFO contents are flushed (including the new written data).
4 freeze (MSA/MDA)	Address Freeze Mode 0 Address is normally incremented. 1 Address is frozen.
4 cpy (MD)	Copy Mode selection 0 Write Mode 1 Copy Mode
3–2 r	Register selection 00 MSA 01 MDA 10 MD 11 MS

Table 42-74. STF Code Bit Field Descriptions (continued)

Field	Description
1–0 sz (MD/MS)	Transfer Size 00 size 0 (no data stored in the FIFO) 01 byte (8 bits) 10 half-word (16 bits) 11 word (32 bits)
0 spriv (MSA)	The spriv value is ignored for this device. 0 = valid value 1 = Reserved
0 dpriv (MDA)	The dpriv value is ignored for this device. 0 = valid value 1 = Reserved

The possible write instructions are listed in Table 42-75 (unused bits should always be cleared).

Table 42-75. Burst DMA STF Instruction List

Binary	Assembly	Comments
00_0_0_00_00	stf r,MSA	Writes content of the SDMA general register (r) to the source address register. MSA is in incremented mode.
00_0_1_00_00	stf r,MSA|FR	Writes content of the SDMA general register (r) to the source address register. MSA is in frozen mode.
00_1_0_00_00	stf r,MSA|PF	Writes content of the SDMA general register (r) to the source address register, and starts a read burst access. MSA is in incremented mode.
00_1_1_00_00	stf r,MSA|PF|FR	Writes content of the SDMA general register (r) to the source address register, and starts a read burst access.
00_0_0_01_00	stf r,MDA	Writes content of the SDMA general register (r) to the destination address register. MDA is in incremented mode.
00_0_1_01_00	stf r,MDA|FR	Writes content of the SDMA general register (r) to the destination address register. MDA is in frozen mode.
00_1_0_10_00	stf r,MD|SZ0|FL	No data transfers between the SDMA and MD, but all valid written data of the MD is flushed to the memory. An acknowledge or error is sent back to the SDMA core on transfer completion.
00_0_0_10_01	stf r,MD|SZ8	8-bit (byte) transfer to write buffer MD
00_1_0_10_01	stf r,MD|SZ8|FL	8-bit (byte) transfer to write buffer MD and flush after transfer. All valid written data of the MD is flushed to memory.
00_0_0_10_10	stf r,MD|SZ16	16-bit (half-word) transfer to write buffer MD
00_1_0_10_10	stf r,MD|SZ16|FL	16-bit (half-word) transfer to write buffer MD and flush after transfer. All valid written data of the MD is flushed to memory.
00_0_0_10_11	stf r,MD|SZ32	32-bit (word) transfer to write buffer MD
00_1_0_10_11	stf r,MD|SZ32|FL	32-bit (word) transfer to write buffer MD and flush after transfer. All valid written data of MD is flushed to memory.
00_0_1_10_00	stf r,MD|CPY	No data transfer between SDMA and MD but starts a copy transfer whose length is given by the 4 LSB of *r* register. (Maximum burst length is eight words.)

Table 42-75. Burst DMA STF Instruction List (continued)

Binary	Assembly	Comments
00_0_0_11_11	stf r,MS	32-bit (word) transfer to status register MS
00_0_0_11_00	stf r,MS|SZ0	Clears the error flag (if set). Other MS bits are unchanged; this instruction is also known as `clref` MS.

NOTE

When a flush bit is set, the SDMA flushes the FIFO including the newly written data. An acknowledge is sent to the core before the flush completes (except if size 0 is used). The goal of this flush bit is to force a flush, but it is recommended to use it only when needed (for example, when finishing a row of pixels during 2D data transfers). Indeed, if this bit is omitted and if there are more than 32 bytes in the FIFO, a burst write access is automatically triggered.

Since all the `stf r,MD` instructions (including the copy mode) acknowledge the SDMA core before the store is effective (except if size 0 is used), it is recommended to perform an `ldf` from MS before terminating a channel in order to check the final error status. (The `ldf` from MS will stall the core until all the data was flushed out and the transfer status is known.)

After every `stf MD` instruction, the MDA is incremented by the number of bytes that are written in MD, except when it is programmed in frozen mode.

42.16.1.6 Burst DMA Read (ldf)

When received from an `ldf` instruction, the function code bits are interpreted as follows, depending on the addressed register:

Register	7	6	5	4	3	2	1	0
MSA	s				r			
MDA								
MD			p				sz	
MS								

Figure 42-68. LDF Code Bits

Table 42-76. LDF Code Bit Field Descriptions

Field	Description
7–6 s	Functional Unit selector 00 for Burst DMA
5 p (MD)	Prefetch Flag 0 no prefetch 1 automatic prefetch

Table 42-76. LDF Code Bit Field Descriptions (continued)

Field	Description
3–2 r	Register selection 00 MSA 01 MDA 10 MD 11 MS
1–0 sz (MD)	Transfer Size 00 reserved 01 byte (8 bits) 10 half-word (16 bits) 11 word (32 bits)

Table 42-77 lists the possible write instructions (unused bits should always be cleared).

Table 42-77. Burst DMA LDF Instruction List

Binary	Assembly	Comments
00_0_0_00_00	ldf r,MSA	Copies the source address register value into an SDMA general register. It gives the memory address of the next data that will be read with an `ldf` MD instruction.
00_0_0_01_00	ldf r,MDA	Copies the destination address register value into an SDMA general register. It gives the memory address where the next incoming data will be flushed.
00_0_0_10_01	ldf r,MD|SZ8	8-bit (byte) read
00_1_0_10_01	ldf r,MD|SZ8|PF	8-bit (byte) read. If after this reading and the MD FIFO is empty, a burst read access at the MSA address is triggered.
00_0_0_10_10	ldf r,MD|SZ16	16-bit (half-word) read
00_1_0_10_10	ldf r,MD|SZ16|PF	16-bit (half-word) read. If after this reading, and the MD FIFO is empty, a burst read access at the MSA address is triggered.
00_0_0_10_11	ldf r,MD|SZ32	32-bit (word) read
00_1_0_10_11	ldf r,MD|SZ32|PF	32-bit (word) read. If after this reading and the MD FIFO is empty, a burst read access at the MSA address is triggered.
00_0_0_11_00	ldf r,MS	Copy the status register value into an SDMA general register.

NOTE

Read data is 0-extended before writing in the SDMA general registers. When reading the MD register, the DMA takes data from the FIFO if it is available. If part or whole data is not in the FIFO, an external burst read access is performed to provide the missing data. The SDMA is stalled as long as the required read data is not complete.

After every reading, MSA is incremented by the number of read bytes from MD FIFO, except when MSA is programmed in frozen mode.

42.16.1.7 Prefetch/Flush and Auto-Flush Management

The prefetch and auto-flush management enables the SDMA RISC machine to go on while a DMA access is performed. When the RISC core requires a prefetch (p = 1) to the Burst DMA, it will receive an immediate transfer acknowledge before the DMA has finished the external access. This enables the RISC core to do other things like accessing another DMA machine.

The basic principle in prefetch mode is for the DMA to anticipate data reads from the SDMA RISC engine by fetching external bursts of data as soon as there is enough space in the DMA FIFO to store it. If ever the RISC engine required data that is not available in the FIFO, the read acknowledge is delayed until the data is available, but it does not have to wait until the burst completes.

The auto-flush basic principle is similar: An automatic flush is triggered every time there are eight words to be written in the FIFO. If the FIFO is full and the RISC engine requires another write, it is stalled until the burst has started and enough space was freed in the FIFO to store that new data. This means the SDMA RISC engine does not have to wait for the completion of a burst to receive its acknowledge and continue its processing.

In particular, an auto-flush is executed when DMA is in write mode and if the following is true:

- If the FIFO is empty and the first write is to a word-aligned address of any size (ex: the 2 LSB of MDA[1:0]= 0x0), the auto-flush is triggered immediately after the write of the 32’nd byte.
- If the FIFO is empty, and if MDA is an odd byte address (1, 3, 5, 7,...) and an `stf MD|SZ8` is executed, the byte is flushed to memory. Once MDA increments to a word aligned address, the auto-flush will be triggered every 32 bytes.
- If the FIFO is empty, and if MDA is a half-word address (2, 6, 0xA,...) and an `stf MD|SZ16` is executed, the two bytes of the incoming data are flushed to memory. Once MDA increments to a word aligned address, the auto-flush will be triggered every 32 bytes.
- If the FIFO is empty, and if MDA is not a word-aligned address (ex 1, 2, 3, 5, 6, 7, 9,...), and an `stf MD|SZ32` is executed, the first 1 to 3 bytes will be flushed up to the next word aligned address. Afterwards, an auto-flush will be triggered each time the FIFO receives 32-bytes.

  Therefore, if an `stf MD|SZ32` is executed with MDA equal to 0x1 and with an empty MD FIFO, the bytes located at addresses 1, 2, and 3 are flushed, and the byte located at address 4 remains in MD FIFO. This solves the misalignment issue. Additionally, the next write instructions (`stf`) complete the FIFO until it contains eight words; then a burst write is executed by the DMA to empty the FIFO. Protocol on the external bus does not support bursts of different data types (byte, half-word, or word).

For example, consider the case where data is written using a byte access, `stf MD|SZ8`. The value of MDA during the very first byte write determines when the auto-flush will occur as follows:

- If MDA=0x0, the flush occurs following the write of byte 32
- If MDA=0x1, the flush occurs following the write of byte 1, byte 3 and byte 35.
- If MDA=0x2, the flush occurs following the write of byte 2 and byte 34.
- If MDA=0x3, the flush occurs following the write of byte 1 and byte 33.
- If MDA=0x4, the flush occurs following the write of byte 32

The flush command forces the DMA to flush all MD valid bytes to the EMI controller. An acknowledge is sent immediately to the SDMA, and any potential error is reported on a future access. It is thus essential to conclude a transfer with a last read from MS, which will stall the core until all data was flushed out and returned to the transfer status (acknowledge or error).

NOTE

During this kind of auto-flush—which occurs only at the beginning of a misaligned write transfer—no acknowledge is sent back to the SDMA, which is stalled until a flush is completed.

42.16.1.8 Data Alignment and Endianness

42.16.1.8.1 Burst DMA in Read Mode

For every read access to MD, the data returned to the SDMA core and the new FIFO state depends on the MSA status and the access size. The FIFO is considered as a stack of 36 bytes: Data is fetched externally on a 32-bit bus, but the valid bytes only are stored in the FIFO and left-aligned (for a transfer of consecutive words, it is only the first word that may be truncated). Table 42-78 shows the FIFO byte alignment strategy and the corresponding MSA, the returned data, and the new FIFO state for any access size of an internal read from MD.

Table 42-78. FIFO Read Configuration

Before read		Internal read access size	Read data	After read	
MSA[1:0]	FIFO state			MSA[1:0]	FIFO state
00	x0 x1 x2 x3 y0 y1 y2 y3 z0 z1 z2 z3 and so on...	sz8	00 00 00 x0	01	x1 x2 x3 y0 y1 y2 y3 z0
		sz16	00 00 x0 x1	10	x2 x3 y0 y1 y2 y3 z0 z1
		sz32	x0 x1 x2 x3	00	y0 y1 y2 y3 z0 z1 z2 z3
01	x1 x2 x3 y0 y1 y2 y3 z0 z1 z2 z3 t0 and so on...	sz8	00 00 00 x1	10	x2 x3 y0 y1 y2 y3 z0 z1
		sz16	00 00 x1 x2	11	x3 y0 y1 y2 y3 z0 z1 z2
		sz32	x1 x2 x3 y0	01	y1 y2 y3 z0 z1 z2 z3 t0
10	x2 x3 y0 y1 y2 y3 z0 z1 z2 z3 t0 t1 and so on...	sz8	00 00 00 x2	11	x3 y0 y1 y2 y3 z0 z1 z2
		sz16	00 00 x2 x3	00	y0 y1 y2 y3 z0 z1 z2 z3
		sz32	x2 x3 y0 y1	10	y2 y3 z0 z1 z2 z3 t0 t1

Table 42-78. FIFO Read Configuration (continued)

Before read		Internal read access size	Read data	After read	
MSA[1:0]	FIFO state			MSA[1:0]	FIFO state
11	x3 y0 y1 y2 y3 z0 z1 z2 z3 t0 t1 t2 and so on...	sz8	00 00 00 x3	00	y0 y1 y2 y3 z0 z1 z2 z3
		sz16	00 00 x3 y0	01	y1 y2 y3 z0 z1 z2 z3 t0
		sz32	x3 y0 y1 y2	11	y3 z0 z1 z2 z3 t0 t1 t2

42.16.1.8.2 Burst DMA in Write Mode

For every write access to the MD, the new FIFO state depends on the MDA status and the access size. The FIFO is considered as a stack of 36 bytes: Data is stored in the FIFO according to the internal access size and the former MDA value. Table 42-79 shows the FIFO byte alignment strategy corresponding to MDA, as well as the new FIFO state for any access size of an internal write to MD.

Table 42-79. FIFO Write Configuration

Before write		Internal write access size	Written data	After write	
MDA[1:0]	FIFO state			MDA[1:0]	FIFO state
00	tt uu vv ww ?? ?? ?? ?? ?? ?? ?? ?? and so on...	sz8	?? ?? ?? x0	01	tt uu vv ww x0 ?? ?? ?? ?? ?? ?? ??
		sz16	?? ?? x0 x1	10	tt uu vv ww x0 x1 ?? ?? ?? ?? ?? ??
		sz32	x0 x1 x2 x3	00	tt uu vv ww x0 x1 x2 x3 ?? ?? ?? ??
01	tt uu vv ww xx ?? ?? ?? ?? ?? ?? ?? and so on...	sz8	?? ?? ?? x0	10	tt uu vv ww xx x0 ?? ?? ?? ?? ?? ??
		sz16	?? ?? x0 x1	11	tt uu vv ww xx x0 x1 ?? ?? ?? ?? ??
		sz32	x0 x1 x2 x3	01	tt uu vv ww xx x0 x1 x2 x3 ?? ?? ??

Table 42-79. FIFO Write Configuration (continued)

Before write		Internal write access size	Written data	After write	
MDA[1:0]	FIFO state			MDA[1:0]	FIFO state
10	tt uu vv ww xx yy ?? ?? ?? ?? ?? ?? and so on...	sz8	?? ?? ?? x0	11	tt uu vv ww xx yy x0 ?? ?? ?? ?? ??
		sz16	?? ?? x0 x1	00	tt uu vv ww xx yy x0 x1 ?? ?? ?? ??
		sz32	x0 x1 x2 x3	10	tt uu vv ww xx yy x0 x1 x2 x3 ?? ??
11	tt uu vv ww xx yy zz ?? ?? ?? ?? ?? and so on...	sz8	?? ?? ?? x0	00	tt uu vv ww xx yy zz x0 ?? ?? ?? ??
		sz16	?? ?? x0 x1	01	tt uu vv ww xx yy zz x0 x1 ?? ?? ??
		sz32	x0 x1 x2 x3	11	tt uu vv ww xx yy zz x0 x1 x2 x3 ??

NOTE

If the FIFO mode changes from a write to a read mode, all remaining written bytes in MD are lost but no error is returned. Typically, this happens if an `ldf` MD is executed after `stf` MD instructions. Before a mode change, it is recommended to force the flush of a potential remaining byte by a `stf MD|SZ0|FL` instruction. In the same way, if a FIFO mode changes from a read to a write mode, all prefetched data present in the FIFO is lost and no error is returned.

42.16.1.8.3 Endianness

Big and Little Endian are supported by the Burst DMA, but data is always stored in MD in Big Endian. Byte manipulation is performed when data is exchanged with an Burst controller (for example, during read or write burst accesses).

42.16.1.9 Copy Mode

A mechanism is available to perform fast AP-to-AP transfers. Data does not flow through the SDMA core: It is kept in the DMA FIFO. This mechanism is selected when writing MD with a special option in the instruction code (copy flag). It is possible to transfer up to eight words in one SDMA instruction (this does not mean in one cycle). In this mode, every time an `stf MD|CPY` is executed, a read burst is executed and directly followed by a write burst transfer. Burst transfers are limited to eight words. The size of the transfer (in words)—given by the SDMA general register (4 LSB)—is also limited to eight. The following

SDMA code shows how 100 bytes could be copied from the MSA address to the MDA address. This is sample code only.

Example 42-1. Burst DMA copy mode example

```
        ldi r0,@src
        stf r0,MSA                  // Source address setup
        ldi r1,@dst
        stf r1,MSA                  // Destination address setup
        ldi r0,0x64                 // data transfer counter
        ldi r1,0x8
MAIN_XFER:
        cmphs r0,r1                 // Is r0 >= 0x8
        bf LAST_XFER                // If not, jump to last transfer label
        stf r1,MD|CPY               // Copy 8 words from MSA to MDA address.
        subi r0,0x8                 // Decrement counter
        jmp MAIN_XFER               // return to main transfer loop
LAST_XFER:
        stf r0,MD|CPY
```

The main transfer loop is executed 12 times; then `r0` equals 4 and the last transfer loop is run.

In this mode, an acknowledge is transmitted to the core as soon as the read burst can start; thus, a first copy instruction returns an immediate acknowledge and subsequent copy instructions will be acknowledged as soon as the previous copy has finished.

42.16.1.10 Error Management

Another point to consider is the management of errors. Because the DMA immediately sends an acknowledge to the RISC core (except for the `stf MS|SZ0|FLS` instruction), it assumes no error will occur. If an error occurs, it is flagged (transfer error acknowledge) for the following DMA access. This should not be a problem if the DMA is used properly. The MD accesses are meant to stall the SDMA as little as possible to optimize throughput and hide calculation time. Therefore, final access to MS should be performed before closing a channel. This access waits until any pending operation is finished in the burst DMA and gather any remaining error.

In copy mode, an error could be immediately returned to the SDMA on execution of the `ldf` copy or `stf` copy instruction. It happens when MSA or MDA are not word addresses (for example, 0[4]). This is because copy mode must only be used for transferring a large packet of aligned data.

When an error is received during a *read* transfer to the external bus, which may occur during the burst accesses, the MD FIFO contains the valid beats of the burst, and the error flag of MS is set to 2’b11 (error read burst). It is possible to read MS (“n” field) to know how much valid data remains in MD and when MD is empty (after `ldf` instructions). The next read MD instruction sets the MS error flag to 2’b10 (error mode), and an error is sent back to the SDMA core. In error mode, it is possible to read MSA, which gives the address of the error data. Any attempt to read or write MD, or to modify MDA or MSA in error mode, gives rise to an error; therefore, an error flag must be reset by clearing MS at the end of the SDMA code section responsible for error management.

In “error read burst” mode, writing MDA, MSA, or MD, or starting a copy transfer by a `stf MD|COPY` instruction will cancel the error mode. Table 42-80 shows when an immediate error is sent back according to the executed instruction.

Table 42-80. Possibilities in ERROR READ BURST Mode

DMA Instruction	Immediate Error	Comments
stf rn, MD stf rn, MSA (IU IPF) stf rn, MDA stf rn,MD|COPY	NO	Error mode is reset. MSA, MDA, or MD are updated and a DMA cycle may start. For the `stf MD|COPY`, a copy loop is executed.
stf rn, MS	NO	MS is updated.

ldf rn, MS
ldf rn, MSA
ldf rn, MDA
	NO	MS, MSA, and MDA could be read in ERROR READ mode without any side effects (for example, no DMA cycle is triggered).

ldf rn, MD	YES/NO	Immediate error if there is no more data available for read in the FIFO.

When an error is received during a *write* transfer, the error is reported to the next DMA access. In this case, an error is sent to the SDMA core and the DMA goes to its error mode. Reading MS gives the number of bytes that remain in MD; reading MDA gives the address of the error data. Any attempt to read or write MD, or to modify MDA or MSA in error mode, give rise to an error; therefore, an error flag must be reset by clearing MS at the end of the SDMA code section responsible for error management.

Table 42-81. Possibilities in ERROR Mode

DMA Instruction	Immediate Error	Comments
stf rn, MD stf rn, MSA stf rn, MDA	Yes	Any attempt to modify MD, MSA, MDA will raise an immediate error and burst DMA remains in error mode. When address registers are write-accessed, an error is returned.
stf rn, MS	No	This is the only way to exit error mode. MS[9:8] must be reset by an `stf MS|SZ0` instruction.

ldf rn, MS
ldf rn, MSA
ldf rn, MDA
	No	MS, MSA, and MDA could be read in error mode without any side effects (for example, no DMA cycle is triggered).

ldf rn, MD	Yes	Whatever the DMA direction (read or write), an `ldf rn` triggers an immediate error.

42.16.1.11 Conditional Yielding

The standard SDMA transfer is based upon a hardware loop that has the following structure:

Example 42-2. Hardware Loop

```
loop
load Rn,source  // can be ldf or ld
<computation>   // can be done through functional units
store Rn,dest   // can be st or stf
done 0          // yield
```

This structure needs to be kept independent of the functional units' particularities regarding the context switch. However, there can be variations in the context switch's efficiency, which can depend on the number of data received up to that point, and on the data itself.

The DMA, with its 8-word burst capability, has a preferable context switch period when its address register is 8-word aligned: It is the only moment that occurs once every eight loops when the succession of bursts is not broken by the context switch. When this is not the case, a context switch requires the storing (or loading) of less than eight words, which requires separate accesses and is far less efficient. The rest of the 8-word packet is stored (or loaded) after the context restore, and this is done as separate accesses.

The proposed solution is a conditional yielding, which occurs only when the DMA is in an optimum state. It does not require any modification to the scripts. The condition is decided at the DMA level.

The DMA can be programmed in two modes—conditional or always-true—for every channel, which provides complete flexibility. By default, the DMA is not in conditional mode.

The DMA condition is computed from the FIFO fill level and the various modes, as follows:

- When copy mode is selected, regardless of the transfer direction ('read' or 'write'), the condition is always true.
- In read mode, the condition is always true.
- In write mode, the condition is true when there are four bytes or less in the FIFO; it is false when there are more than four bytes. The 4-byte limit comes from the possibility of saving those bytes as MD with absolutely no impact on the bus accesses.

The aim at conditional yielding is to avoid splitting bus accesses (especially bursts).

42.16.2 Peripheral DMA Unit

The peripheral DMA unit is connected to the Multi-Layer DMA Crossbar Switch of the AP platform. Its goal is to perform data transfers between any modules connected to the DMA bus of this platform. These modules are either peripherals or memories. The peripheral DMA could be seen as the AP DMA controller.

The DMA performs data transfers in three modes:

- Read mode, where data is read from peripherals or from memory connected to the AP and copied in a SDMA general register.
- Write mode, where data of a general register has to be written in a peripheral or a memory.
- Copy mode, where data is read from a peripheral (or memory) at a source address (PSA) and automatically written to a peripheral (or memory) at a destination address (PDA).

In copy mode, no SDMA general register is involved as transferred data only goes through the data register of the DMA.

The peripheral DMA has three addressing modes: frozen, incremented, and decremented, as follows:

- Frozen mode—When source or destination addresses are frozen, their value is not modified after a transfer. This mode is typically used for addressing peripheral FIFOs located at a fixed address.
- Incremented mode—When source or destination addresses are in incremented mode, after every transfer they are incremented by the number of bytes transferred.

- Decremented mode—In decremented mode, addresses are decremented by the number of bytes transferred.

The peripheral DMA registers are as follows:

- Two, 32-bit address registers (PSA and PDA) that respectively contain the source address for a read access and the destination address for a write access
- A 32-bit status register (PS) that contains information on the peripheral DMA configuration, such as the number of valid bytes in the data register, the error flag, the source and destination address mode, and so on.
- A 32-bit data register (PD) that stores data involved in a data transfer

42.16.2.1 Peripheral Source Address Register (PSA)

The source address register contains a pointer to a source peripheral or a memory associated with the next read data transfer. It has byte granularity. It is based on the following:

- A 32-bit register (PSA) to store the address value
- A 2-bit register (stype) to store the source address mode (frozen, incremented, or decremented)
- A 2-bit register (ssize) to store the source target data path size (byte, half-word, or word)

Reading the register with the `ldf` instruction has no side effects and gives the address value of the next data that will be read by the SDMA during an `ldf MD` instruction. Writing the source address register may have side effects. If there is valid write data in the data register and the source address is changed, the write data is discarded. If the prefetch bit is set, a DMA read cycle is issued with the new address.

When PSA is to be written, you must specify the source target address mode, providing its size (byte, half-word, or word). This enables omission of the size field in all `ldf MD` instructions. When DMA performs a read cycle, its size is given by the value of the PSA source size register (ssize). If source is a memory in incremented mode, first programmed in word mode (`stf PSA|SZ32|I`), and if an SDMA script needs to read bytes from this memory, the size of the source target must be updated before executing new accesses. The source address mode and its size are given by labels added to the `stf PSA` instruction as described in the write section. The ssize and stype registers are part of the DMA status register (PS).

Writing to PSA may issue an immediate error if the source size is not compatible with the value to be written into the PSA register. For instance, writing a 2 in PSA and specifying that it is memory-accessed in word mode creates an immediate error.

42.16.2.2 Peripheral Destination Address Register (PDA)

The destination address register contains a pointer to a source peripheral or a memory associated with the next write data transfer. It has byte granularity. It is based on the following:

- A 32-bit register (PDA) to store the address value
- A 2-bit register (dtype) to store the destination address mode (frozen, incremented, or decremented)
- A 2-bit register (dsize) to store the destination target data path size (byte, half-word, or word)

Reading the register with the `ldf` instruction has no side effects, and gives the address value of the next data that will be written by SDMA during an `stf MD` instruction. Writing the destination register has no side effect. Similar to the PSA register, the destination address mode and source are specified in the `stf PDA` instruction and may also generate an error in case of incorrect programming.

42.16.2.3 Peripheral Data Register (PD)

The data register of the peripheral DMA is a 32-bit register. When the destination address is correctly set up, any writing to PD will automatically flush the new input data. The number of SDMA bytes that will be transferred is given by the PDA size register. Unlike other SDMA DMAs, PD is not a FIFO: It is not used to accumulate bytes that from the SDMA and must be packed before being sent to external memories. In read mode, and if the source address is correctly set up, an `ldf` instruction will empty PD. If a prefetch is required along with the instruction, the DMA will initiate a new read transfer.

Reading PD in prefetch mode only stalls the SDMA when the prefetched data is not yet available. Writing PD only stalls the SDMA if the previous write operation was not completed. As soon as the previous operation is over, the acknowledge is sent back to the SDMA RISC engine.

An error flag—part of PS—is set when an external access fails. The error is thus reported to the next SDMA instruction that involves the peripheral DMA.

42.16.2.4 Peripheral State Register (PS)

The state register contains the DMA state-machine value. It can be accessed in case of an error received during a transfer. Although all PS fields can be written by an `stf` instruction, it is recommended to access only the error bit (to reset it). Modifying other PS fields will provide an un-guaranteed DMA behavior.

The initialization value of PS is 0, and it consists of the following structure:



Figure 42-69. PS Structure

Table 42-82. PS Field Descriptions

Field	Description
31–24	Reserved
23–22 ssize	Source Target Size. Determines the size of the read transfers on the external bus. It should match the accessed device characteristics. 00 *reserved* 01 Byte (8 bits) 10 half-word (16 bits) 11 word (32 bits)
21–20 stype	Source address Mode. Determines whether PSA is incremented, decremented, or kept unmodified after every read from the external bus. 00 Frozen Mode 01 Incremented Mode 10 Decremented Mode 11 *reserved*
19–18 dsize	Destination Target Size. Determines the size of the write transfers on the external bus. It should match the accessed device characteristics. 00 *reserved* 01 Byte (8 bits) 10 half-word (16 bits) 11 word (32 bits)
17–16 dtype	Destination address Mode. Determines whether PDA is incremented, decremented, or kept unmodified after every write on the external bus. 00 Frozen Mode 01 Incremented Mode 10 Decremented Mode 11 *reserved*
15–11	Reserved
10 d	Direction Flag or DMA Mode. DMA is in write mode when data was written into PD by `stf PD` instructions, or if a previous DMA cycle on the external bus was a write access. Writing PDA or PSA does not change the DMA mode. DMA is in read mode when a previous DMA cycle was a read access, and DMA stays in read mode when data is read by the SDMA with an `ldf PD` instruction. Reading PDA or PSA does not change the DMA mode. 0 Read Mode 1 Write Mode
9–8 e	Error. Indicates if the previous access was acknowledged with a bus error. 00 No error was received. 01 *reserved* 10 Error mode 11 Error read
7–3	Reserved
2–0 n	number of bytes in PD

NOTE

dtype, dsize, stype, and ssize are updated when PSA and PDA are written.

42.16.2.5 Peripheral DMA Write (stf)—Write Mode

When written by an `stf` instruction, the function code bits are interpreted as follows:

Register	7	6	5	4	3	2	1	0
PSA	s		p	ar	am		sz	
PDA								
PD			pdsel					
PS			pssel					

Figure 42-70. STF Code Bits

Table 42-83. STF Code Bits Field Descriptions

Field	Description
7–6 s	Functional Unit selector 11 for Peripheral DMA
5 p (PSA)	Prefetch Flag 0 no prefetch 1 automatic prefetch
4 ar (PSA/PDA)	Address Register Selector 0 PSA 1 PDA
3–2 am (PSA/PDA)	Address Mode. Determines how PSA or PDA is modified after every read or write access to the PD. 00 Frozen—Address registers are not modified after the transfer. 01 Incremented—Address registers are incremented by the number of transferred bytes. 10 Decremented—Address registers are decremented by the number of transferred bytes. 11 Updated—PSA and PDA are not modified. Either address mode is not modified, but the width of the data path is updated by the sz field.
1–0 sz	Transfer Size 00 *reserved* 01 byte (8 bits) 10 half-word (16 bits) 11 word (32 bits)
5–0 pdsel	PD access selector 001000 is the only valid option
5–0 pssel	PS access selector 111111 writes to PS 001100 only clears the error flag in PS

Due to the large number of possible `stf` instructions, Table 42-84 provides only a short list of all the possible write instructions:

Table 42-84. Peripheral DMA STF Instruction List

Binary	Assembly	Comments
11_00_00_01 11_00_00_10 11_00_00_11	stf Rn, PSA|SZ8 |F stf Rn, PSA|SZ16|F stf Rn, PSA|SZ32|F	• Source is a byte, half-word, or word target at the Rn address. Any further PD read instructions will trigger a byte, half-word, or word access to the source. • Source address is frozen.
11_10_00_01 11_10_00_10 11_10_00_11	stf Rn,PSA|SZ8 |F|PF stf Rn,PSA |SZ16|F|PF stf Rn,PSA |SZ32|F|PF	• Source is a byte, half-word, or word target at the Rn address. Any further PD read instructions will trigger a byte, half-word, or word access to the source. • 1, 2, or 4 bytes are *fetched* from the peripheral source. • Source address is frozen.
11_00_01_01 11_00_01_10 11_00_01_11	stf Rn, PSA|SZ8 |I stf Rn, PSA|SZ16|I stf Rn, PSA|SZ32|I	• Source is a byte, half-word, or word target at the Rn address. Any further PD read instructions will trigger a byte, half-word, or word access to the source. • Source address is in incremented mode: PSA = PSA + 1,2 or 4 after read PD.
11_10_01_01 11_10_01_10 11_10_01_11	stf Rn, PSA|SZ8 |I|PF stf Rn, PSA|SZ16|I|PF stf Rn, PSA|SZ32|I|PF	• Source is a byte, half-word, or word target at the Rn address. Any further PD read instructions will trigger a byte, half-word, or word access to the source. • Source address is in incremented mode: PSA = PSA + 1, 2, or 4 after read PD. • 1, 2, or 4 bytes are *fetched* from the peripheral source.
11_00_10_01 11_00_10_10 11_00_10_11	stf Rn, PSA|SZ8 |D stf Rn, PSA|SZ16|D stf Rn, PSA|SZ32|D	• Source is a byte, half-word, or word target at the Rn address. Any further PD read instructions will trigger a byte, half-word, or word access to the source. • Source address is in incremented mode: PSA = PSA—1,2, or 4 after read PD.
11_10_10_01 11_10_10_10 11_10_10_11	stf Rn, PSA|SZ8 |D|PF stf Rn, PSA|SZ16|D|PF stf Rn, PSA|SZ32|D|PF	• Source is a byte, half-word, or word target at the Rn address. Any further PD read instructions will trigger a byte, half-word, or word access to the source. • Source address is in incremented mode: PSA = PSA—1,2, or 4 after read PD. • 1, 2, or 4 bytes are *fetched* from the peripheral source.
11_00_11_01 11_00_11_10 11_00_11_11	stf Rn, PSA|SZ8 |U stf Rn, PSA|SZ16 |U stf Rn, PSA|SZ32 |U	• *Update* source pointer to memory, which becomes a pointer to a memory accessed in byte, half-word, or word. • PSA value is not modified by Rn. • Bytes present in PD are lost.
11_10_11_01 11_10_11_10 11_10_11_11	stf Rn, PSA|SZ8 |PF|U stf Rn, PSA|SZ16 |PF|U stf Rn, PSA|SZ32 |PF|U	• *Update* source pointer, which becomes a pointer to a target accessed in byte, half-word, or word. • PSA value is not modified by Rn. • Bytes present in PD are lost. • 1, 2, or 4 bytes are *fetched* from the memory source.
11_01_00_01 11_01_00_10 11_01_00_11	stf Rn, PDA|SZ8 |F stf Rn, PDA|SZ16|F stf Rn, PDA|SZ32|F	• Destination is a byte, half-word, or word target at the Rn address, and any further PD write instructions will trigger byte, half-word, or word access to the destination. • Destination address is frozen.

Table 42-84. Peripheral DMA STF Instruction List (continued)

Binary	Assembly	Comments
11_01_01_01 11_01_01_10 11_01_01_11	stf Rn, PDA|SZ8 |I stf Rn, PDA|SZ16|I stf Rn, PDA|SZ32|I	• Destination is a byte, half-word, or word target at the Rn address, and any further PD write instructions will trigger byte, half-word, or word access to the destination. • Destination address is in incremented mode: PDA = PDA + 1, 2, or 4 after write PD.
11_01_10_01 11_01_10_10 11_01_10_11	stf Rn, PDA|SZ8 |D stf Rn, PDA|SZ16|D stf Rn, PDA|SZ32|D	• Destination is a byte, half-word, or word target at the Rn address, and any further PD write instructions will trigger byte, half-word, or word access to the destination. • Destination address is in incremented mode: PDA = PDA—1, 2, or 4 after write PD.
11_01_11_01 11_01_11_10 11_01_11_11	stf Rn, PDA|SZ8 |U stf Rn, PDA|SZ16 |U stf Rn, PDA|SZ32 |U	• *Update* destination pointer to memory, which becomes a pointer to a memory accessed in byte, half-word, or word. • PDA value is not modified by Rn • bytes present in PD are lost
11_00_10_00	stf Rn, PD	• Write “dsize” bytes of Rn in PD and automatically flush to destination target
11_11_11_11	stf Rn, PS	• Write status register
11_00_11_00	stf Rn,clrefPS	• Clear error flag if set

NOTE

When writing PD, size information is not important: It is embedded in the dsize field of PDA register. If dsize is 1, 2, or 4, then one, two, or four bytes from Rn is written to the PD register, and automatically flushed out to the destination target.

42.16.2.6 Peripheral DMA Read (ldf)—Read Mode

When received from an `ldf` instruction, the function code bits are interpreted as follows.

<table>
<tr><th>Register</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr>
<tr><td>PSA</td><td colspan="2" rowspan="4">s</td><td></td><td rowspan="2">ar</td><td rowspan="3">a</td><td></td><td></td><td></td></tr>
<tr><td>PDA</td><td></td><td></td><td></td><td></td></tr>
<tr><td>PD</td><td>p</td><td>cpy</td><td></td><td></td><td></td></tr>
<tr><td>PS</td><td colspan="5">pssel</td></tr>
</table>

Figure 42-71. LDF Code Bits

Table 42-85. LDF Code Bits Descriptions

Field	Description
7–6 s	Functional Unit selector 11 for Peripheral DMA
5 p (PD)	Prefetch Flag 0 no prefetch 1 automatic prefetch
4 ar (PSA/PDA)	Address Register Selector 0 PSA 1 PDA
4 cpy (PD)	Copy Mode 0 standard access 1 copy mode access
3 a	Register Set selection 0 PSA or PDA 1 PD or PS
5–0 pssel	PS access selector 111111 is the only valid option to read PS

Table 42-86 provides a list of supported `ldf` instructions.

Table 42-86. Peripheral DMA LDF Instruction List

Binary	Assembly	Comments
11_0_0_0_000	ldf Rn, PSA	Reads 32-bit of PSA value
11_0_1_0_000	ldf Rn, PDA	Reads 32-bit of PDA value
11_0_0_1_000	ldf Rn, PD	Reads programmed source size bytes of PD (0-extended)
11_1_0_1_000	ldf Rn, PD|PF	Reads programmed source size bytes of PD (0-extended), and starts a prefetch at PSA address.
11_0_1_1_000	ldf Rn, PD|COPY	Starts a copy transfer from the source target at the PSA address to the destination target at the PDA address. No data transmits through Rn, but Rn contents are lost (Rn is loaded with PD temporary contents that are *not* the copied data).
11_111111	ldf Rn, PS	Reads 32-bit of PS value

NOTE

When reading PD, size information is not important: It is embedded in the ssize field of the PSA register. If ssize is 1, 2, or 4, the one, two, or four bytes is transferred from PD to Rn. Read data is 0-extended.

42.16.2.7 Copy Mode

Like burst DMA, the peripheral DMA unit has a copy mode that is used when data transfers do not involve SDMA general registers. Data is read from the source target at a PSA address, stored in PD, and then automatically flushed to the destination target at the PDA address. Copy mode is only available for

transfers that involve two targets of the same data path width. Since copy mode is invoked with an `ldf` instruction, the *loaded* general purpose register loses its previous contents. (However, the new contents are unpredictable as they depend on temporary values that are seen on the external DMA bus.)

42.16.2.8 Error Management

Peripheral DMA generates two kinds of errors: the immediate error that sanctioned incorrect register programming; and the error triggered by the previous access and stored in the error flag of PS until a DMA instruction is executed.

42.16.2.8.1 Immediate Errors

Table 42-87 lists all incorrect DMA register setups.

Table 42-87. Immediate Errors with Peripheral DMA

Rn[1:0] values	DMA instruction	Comments
0x01 0x11	stf Rn, PSA|SZ16|F stf Rn, PSA|SZ16|I stf Rn, PDA|SZ16|F stf Rn, PDA|SZ16|I	If PSA points to a half-word peripheral or to a half-word address in memory, its value must be 0 modulo 2.
0x01 0x10 0x11	stf Rn, PSA|SZ32|F stf Rn, PSA|SZ32|I stf Rn, PDA|SZ32|F stf Rn, PDA|SZ32|I	If PSA points to a word peripheral or to a word address in memory, its value must be 0 modulo 4.
PSA[1:0]–PDA[1:0]	**DMA instruction**	**Comments**
0x01 0x10 0x11	stf Rn, PSA|SZ32|U stf Rn, PDA|SZ32|U	When PDA or PSA is updated and becomes a pointer to a word address in memory, its content must be 0 modulo 4.
0x01 0x11	stf Rn, PSA|SZ16|U stf Rn, PDA|SZ16|U	When PDA or PSA is updated and becomes a pointer to a half-word address in memory, its content must be 0 modulo 2.
Read/Write PD instruction	**Comments**	
stf Rn,PD ldf Rn,PD	If PDA size (dsize) has never been set up before an `stf PD` instruction (dsize=0) If PSA size (ssize) has never been set up before an `ldf PD` instruction (ssize=0)	
ldf Rn,PD|CPY	Copy mode is possible only between two targets whose data path width is identical. It is P8↔P8, P16↔P16, or P32↔P32 regardless of the way the address registers are incremented.	

42.16.2.8.2 Data Transfer Errors

When PSA and PDA are correctly set up, the only error that may arise for an `ldf PD` or `stf PD` instruction would be the error of the previous DMA cycle. Error handling is driven by a single consideration: When an error occurred during a data read on the DMA interface, this error should appear as a transfer error to the core when the core attempts to retrieve the data that was not successfully read from the accessed device (memory or peripheral). When an error occurred during a write access to the DMA interface, the data is still available in PD and should not be destroyed by subsequent core accesses: The core must be warned about the error issue.

There are three error handling mechanisms for each case: Read Error (First Phase), Write Error and Read Error (Second Phase), and Copy Mode Errors handling.

42.16.2.8.3 Read Error (First Phase)

If an error occurred during a prefetch command, the peripheral DMA enters its ERROR READ mode (PS[9:8]=11). In this mode, the error is reported on the next `ldf PD` instruction and writing PSA, PDA, or PD will cancel the error flag. The module returns no error mode and instructions are normally executed (a DMA cycle may be triggered). Similarly, initiating a copy transfer will reset the error flag and start a copy transfer. Table 42-88 details which instructions can be executed in this mode.

Table 42-88. Possibilities in ERROR READ Mode

DMA Instruction	Immediate Error	Comments
stf rn, PD stf rn, PSA (IU IPF) stf rn, PDA ldf rn,PDICOPY	NO	Error mode is reset, PSA or PDA are updated, or a write cycle is started. For the `ldf PD|COPY`, a copy loop is executed.
stf rn, PS	NO	PS is updated.

ldf rn, PS
ldf rn, PSA
ldf rn, PDA
	NO	PS, PSA, and PDA could be read in ERROR READ mode without any side effects (for example, no DMA cycle is triggered).

ldf rn, PD	YES	Error of the previous read access is reported here and the peripheral DMA enters its ERROR mode.

42.16.2.8.4 Write Error and Read Error (Second Phase)

The peripheral DMA enters its ERROR mode (PS[9:8]=10) when the previous DMA write cycle failed, or, as explained in Read Error (First Phase), when an `ldf PD` is executed while the module is in ERROR READ mode. When a DMA cycle failed, address registers (PSA, PDA) are not modified and continue to point to the problematic address. In ERROR mode, `stf` instructions may raise an immediate error, and `ldf` instructions will not (as detailed in Table 42-89).

Table 42-89. Possibilities in ERROR Mode

DMA Instruction	Immediate Error	Comments
stf rn, PD stf rn, PSA stf rn, PDA	YES	Any attempt to modify PD, PSA, or PDA will raise an immediate error, and the peripheral DMA stays in ERROR mode. When address registers are write accessed, an error is returned.
stf rn, PS	NO	This is the only way to exit the ERROR mode. PS[3] must be reset by an `stf PS` instruction.

ldf rn, PS
ldf rn, PSA
ldf rn, PDA
	NO	PS, PSA, and PDA could be read in ERROR mode without any side effects (for example, no DMA cycle is triggered).

ldf rn, PD	YES	Whatever the DMA direction (read or write), an `ldf rn, PD` instruction will show an immediate error.

42.16.2.8.5 Copy Mode Errors

Because copy mode is a write access that follows a read access, there are two possible cases of bus error.

When the read access incurs a bus error, the peripheral DMA behaves exactly as described in Read Error (First Phase) on page 42-131 and Write Error and Read Error (Second Phase) on page 42-131: It enters its ERROR READ mode, and so on.

When the error occurred during the write access of the copy transfer, the DMA enables the core to retrieve the data that was read because it is assumed the read from the peripheral removed the data from its source device. Therefore, the data to be flushed is still in PD. Any subsequent access to PD triggers an error to the core, which should execute its error handling procedure.

Once the ERROR mode is left (after writing to PS), it is possible for the core to retrieve the data in PD with an `ldf` instruction or try to flush PD contents once again (for example, when the error was due to a full FIFO and the script waited for the FIFO to be emptied) with another `ldf` instruction in copy mode. This latter instruction detects that there is valid data in PD, tries to flush it, and thus skips the read phase of the copy instruction. This is a different behavior from the usual `stf PD` instruction that overwrites PD with the selected General Purpose register contents. The same mechanism can be used any time PD holds data that is not written because of a bus error on the DMA interface; when the data was written via a copy instruction, or via the usual `stf PD` instruction.

42.16.2.8.6 Error Check Example

Example 42-3 illustrates an example checking for both immediate and data transfer errors on a store to the PD register. The first `bdf` instruction checks for an immediate error, but if a data transfer error occurred it is reported until the next instruction to access the Peripheral DMA. A second check of the error flags is done after the `ldf PS` instruction. The value of PS here can be ignored. The act of reading any register in Peripheral DMA while it is in an error mode that returns the error to the core to set either the SF or DF flag. Any error returned on an `ldf` command sets the SF flag and any error returned on an `stf` instruction sets the DF flag. This can create a situation as shown in Example 42-3 where a bus error during a DMA write which would normally be considered as a destination fault is reported as a source fault because the error was reported to the SDMA core during an `ldf` instruction.

Example 42-3. Peripheral DMA Error Check

```
clrf    0               // Clear SF and DF flags
stf     R4, PD          // Write data to memory
bdf     error_routine   // Check for immediate error from write to PD.
ldf     r3, PS          // Read PS (PS value in R3 can be ignored)
bsf     error_routine   // Check for bus error from “stf R4,PD”
                        // SF is set because it is a ldf instruction, even though
                        // the original error was a destination fault
```

42.16.2.9 Prefetch/Flush Management

There is no flush bit because every time data is stored in PD by a `stf PD` instruction—assuming PDA is correctly programmed—it is automatically flushed to the destination. An acknowledge is returned in the cycle of the DMA instruction, and the SDMA is only stalled by an instruction that addresses the peripheral DMA when the previous DMA access is not over.

42.16.3 CRC Unit

The Cyclic Redundancy Check (CRC) unit is connected to the SDMA core via the FUBUS. This unit can perform a CRC calculation for a set of given polynomials from degree 8 to 32.

When all CRC unit registers are loaded, the unit can process one byte of data every clock cycle. When loading new data to compute the CRC, the SDMA can perform 32-bit, 16-bit, or 8-bit accesses.

Two 32-bit registers comprise the unit:

- The CRC algorithm CA that describes the polynomial
- The CRC checksum CS to accumulate the data after each processing

42.16.3.1 Polynomial Register (CA)

This register defines the CRC algorithm currently used in the calculation, and the management of data ordering to/from the data register CS. Before starting any CRC calculation, it must be loaded with the chosen polynomial reference number and data ordering mode as indicated in Figure 42-72 and Table 42-90.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
R	0	0	0	0	0	0	0	0	0	0	0	ri	ro	p		
W																

Figure 42-72. CA Structure

Table 42-90. CA Descriptions

Field	Description
31–5	Reserved
4 ri	Reverse bit order of data in 0 Must be used when the peripheral receives bytes as bit streams in LSB-first order (UART case). 1 Selects the reverse mode, which must be used when the peripheral receives bytes as bit streams in MSB-first order (MMC case).

Table 42-90. CA Descriptions (continued)

Field	Description
3 ro	Reverse bit order of data out 0 Must be used when the peripheral transmits bytes as bit streams in LSB-first order (UART case). 1 Selects the reverse mode, which must be used when the peripheral transmits bytes as bit streams in MSB-first order (MMC case).
2–0 p	Polynomial selection 000 CRC32 ($X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^{8}+X^{7}+X^{5}+X^{4}+X^{2}+X+1$) 001 CRC16 ($X^{16}+X^{15}+X^{2}+1$) 010 CCITT16 ($X^{16}+X^{12}+X^{5}+1$) 011 IS136 ($X^{12}+X^{10}+X^{8}+X^{5}+X^{4}+X^{3}+1$) 100 CRC10 ($X^{10}+X^{9}+X^{5}+X^{4}+X+1$) 101 CRC8 ($X^{8}+X^{2}+X+1$) 110 Parity ($X^{8}+1$) 111 Reserved

42.16.3.2 Accumulator Register (CS)

The accumulator register accumulates the division remainder during the CRC processing.

When writing the accumulator register (process bit is not set) if the *ro* bit is set, the write data has its order reversed whatever the data length (the length is specified by the selected polynomial).

When computing new CRC (writing CS and process bit set) if the *ri* bit is set in CA, any byte of write data will have its bit order reversed before storage and calculation. In the first byte, bit 7 is replaced by bit 0, bit 6 is replaced by bit 1, and so on. In the second byte, bit 7 is replaced by bit 0, bit 6 is replaced by bit 1, and so on, which means in the write data, bit 15 is replaced by bit 8, bit 14 will replaced by bit 9, and so on.

If the *ro* bit is set in CA, any read data will have its bit order reversed whatever the data length. If the valid data length is 16 bits, bit 15 is replaced by bit 0, bit 14 is replaced by bit 1, and so on.

When loading new data to compute the CRC, the SDMA can perform 32-bit, 16-bit, or 8-bit accesses. The CRC is computed in four clock cycles when performing a 32-bit access, in two clock cycles when performing a 16-bit access, and in one clock cycle when performing an 8-bit access. In all cases, an immediate acknowledge is sent back to the SDMA. A wait state is inserted if the SDMA tries to perform a new access before the end of the computation.

When performing a multi-bit access, the first byte used to compute the CRC is the most significant byte of the valid data.

42.16.3.3 Write Instruction (stf)

Table 42-91 shows the `stf` instructions.

Table 42-91. Stf Instructions for CRC

Byte Command								Description
1	0	0	0	0	0	0	0	Write polynomial encoded in the General Register (CA)
1	0	0	0	0	1	0	0	Write accumulator register (right-aligned)

Table 42-91. Stf Instructions for CRC (continued)

Byte Command								Description
1	0	0	1	0	1	0	0	Compute the CRC with the new incoming byte (b0)
1	0	0	1	0	1	0	1	Compute the CRC with the new incoming byte (b0)
1	0	0	1	0	1	1	0	Compute the CRC with the new incoming halfword (b1 b2) The bytes are used in the following order: b1 and b0.
1	0	0	1	0	1	1	1	Compute the CRC with the new incoming word (b3 b2 b1 b0) The bytes are used in the following order: b3, b2, b1, and b0.

42.16.3.4 Read Instruction (ldf)

Table 42-92 shows the `ldf` instructions.

Table 42-92. Ldf Instructions for CRC

Byte Command								Description
1	0	0	0	0	0	0	0	read the polynomial register encoded
1	0	0	0	0	1	0	0	read the accumulator register, right aligned

42.16.3.5 Operating Mode

The following is the operating mode example:

- Load the polynomial register to select the algorithm and preset the accumulator, if required.
- Data is right-aligned in the general register.
- Input data is fed byte-by-byte into the accumulator through `stf` instructions.
- When all data is fed into the CRC unit, the CRC checksum is read with `ldf ca, sz`.

Example 42-4. 16-bit CCITT CRC with P(X) = $X^{16}+X^{12}+X^5+1$

```
.equ rL,0         // GReg[0] = rL; loop count register
.equ rA,1         // GReg[1] = rA; CCITT16 polynomial
.equ rP,2         // GReg[2] = rP; initial CRC value
.equ rT,3         // GReg[3] = rT; transferred byte register
.equ aT,4         // GReg[4] = aT; transferred byte address
                  // (MMC DAT_RX - $A003)
.equ CA,8         // CRC unit CA register
.equ CS,9         // CRC unit CS register
ldi rA,2          // init register with CCITT16 polynomial
stf rA,CA         // updates the selected polynomial
ldi rP,$ff        // initializes register with $000000ff
stf rP,CS,0       // presets the accumulator with $000000ff
ldi aT,$A0        // initializes aT with $A003: aT = $000000A0
revblo aT         // initializes aT with $A003: aT = $0000A000
ori aT,$03        // initializes aT with $A003: aT = $0000A003
ldi rL,200        // expects to read 200 bytes from MMC DAT_RX
loop 2            // executes 200 times the next 2 instructions
ld rT,(aT,0)      // loads next byte from MMC DAT_RX
stf rT,CS,1       // process checksum with new incoming byte
ldf rT,CS         // read the final checksum at the end
```

42.16.4 OnCE and Real-Time Debug

The On-Chip Emulation module (OnCE) is the debug interface to the SDMA. It supports the access to all core internal devices (registers, memory, and so on), and provides a set of mechanisms that control the core. The OnCE is accessed by JTAG ports at the chip's board level, or by the host via its peripheral bus.

To reduce the size of the hardware material involved, all tasks supported by the OnCE are performed on the SDMA core. The architecture of the SDMA OnCE is relatively simple and very flexible.

The commands supported by the SDMA OnCE are listed in the following sections.

42.16.4.1 Memory and Register Access

A set of mechanisms is provided to access SDMA memory and register locations. Both reading and writing are allowed. The access is supported if the processor is in debug mode.

Those registers can also be accessed through the AP Control interface when the OnCE is controlled by the AP, as described in Section 42.18, "Using the OnCE."

42.16.4.2 Hardware Breakpoints

An event detection unit is implemented to support memory breakpoints. The unit watches the data exchanged between the SDMA memory bus and the core. A debug request is sent to the core when matching conditions occur. The unit supports mixed conditions based on address range, access type, and data value. Event detection unit configuration registers are memory mapped in the SDMA space (see Section 42.12.3, "SDMA Core Register Descriptions"): You can modify them through a regular memory access or the AP control interface.

42.16.4.3 Watchpoints

One output pin is provided to monitor matching trigger conditions that are defined in the event detection unit.

42.16.4.4 Software Breakpoints

The SDMA instruction set contains a software breakpoint. Upon executing a software breakpoint instruction, the core suspends normal execution and enters debug mode. No hardware step execution mode is implemented in the OnCE module, but this feature may be implemented at the software level with this instruction.

42.16.4.5 Core Control

Commands are provided to monitor and control processor activity. You can halt the core, rerun the core from another address location, and get processor status. Any hardware breakpoint on the instruction bus is not supported, but this feature may be implemented by inserting a software breakpoints program.

42.17 The OnCE Controller

The OnCE controller receives commands from the AP or from the JTAG controller. Each command is interpreted before being sent to the core.

42.17.1 OnCE Commands

A small set of commands supports the communication between the OnCE module and the external world. This command set enables you to perform any of the following tasks: control processor activity, save core context, and execute an SDMA instruction from the OnCE module. Combined together, these tasks perform more complex commands.

A full OnCE command contains a 4-bit instruction (the OnCE command opcode) and a variable length data field (the OnCE data). During command execution, the OnCE data is transferred in a OnCE internal register before being exchanged with the SDMA. Some data values are also exported. This mechanism creates a link between the processor and the external world. Nine commands are defined: Table 42-93 presents their formats.

Table 42-93. OnCE Command Opcode Values

Instruction Opcode	Name	Action	Register	Data Field Size	Mode
0000	rstatus	Reads the OnCE status register	STATUS	16-bit	normal/debug
0001	dmov	Updates general register GReg1	GREG1	32-bit	debug
0010	exec_once	Runs the instruction from the SDMA instruction register	INSTRUCTION	16-bit	debug
0011	run_core	Returns to normal execution	BYPASS	1-bit	debug
0100	exec_core	Returns to normal execution via a jump instruction that specifies the new address	INSTRUCTION	16-bit	debug
0101	debug_rqst	Stops the core after execution of current instruction	BYPASS	1-bit	normal
0110	rbuffer	Reads the real time buffer	RTB	32-bit	normal/debug
0111-1110	reserved	Reserved	BYPASS	1-bit	normal/debug
1111	bypass	Bypasses TAP controller	BYPASS	1-bit	normal/debug

Each instruction corresponds to a specific action performed on the OnCE module. The nature of the associated data field is clearly identified. The `dmov` command is followed by a 32-bit data value (which is a data value for the SDMA); the `exec_once` and the `exec_core` commands are followed by a 16-bit data value (which is an instruction for the SDMA); the `rstatus` command is followed by a 16-bit control value (which is the content of the OnCE status register); the `rbuffer` command is followed by a 32-bit data value. The `debug_rqst` and the `run_core` commands are followed by a single bit data field (this is a bypass value). Finally, the bypass instruction enables the SDMA JTAG TAP controller to be daisy-chained with another JTAG TAP controller. This is a JTAG-only feature. The set of commands is simple, but enables you to perform any possible task on the SDMA during a debug process.

42.17.2 Sending Commands to the OnCE Controller

The JTAG access is the standard access to the OnCE, but sometimes the JTAG is not available to fix some bugs (if the chip is in production for instance), an additional access is then required. Therefore, one AP access to the OnCE is provided.

42.17.2.1 Using the JTAG Interface

A serial access is performed through the five JTAG pins TCK, TRST, TMS, TDI, and TDO. A Test Access Port controller is provided to decode the TMS control signal. It produces shift-enable signals (shift_ir and shift_dr), and updates enable signals (update_ir and update_dr). It is fully compatible with the IEEE 1149.1 testability (JTAG) standard.

During the shift_ir state, the command opcode is shifted into the OnCE controller (for example, the signal from the TDI pin is shifted into the command register and the TDO pin receives the signal shifted out). After transferring the four bits of the command, an update_ir signal is asserted and the command is decoded. The target data register is now clearly identified and the corresponding control signal is produced, as follows: bypass enable signal (bp_en), instruction enable signal (inst_en), data enable (data_en), and status enable signal (stat_en).

During the shift_dr state, the TDI signal is shifted into one of the following target registers: bypass register (1 bit), SDMA instruction register (16 bits), SDMA data register (32 bits), or OnCE status register (16 bits). The TDO pin is connected to the output of the selected register to receive the signals shifted out.

The JTAG access is disabled when the AP access is enabled.

42.17.2.2 Using the AP

The AP access to the OnCE is not the standard access, but it is required if the JTAG is not available. For example, if the SDMA ROM is out of use on a chip in production, and the AP needs to download new code and restart the SDMA, the OnCE can easily perform this operation. This type of debug operation justifies the use of an AP access to the OnCE.

To drive the OnCE, the AP uses some registers contained in the AP Control module of the SDMA. These registers are accessed through the AP peripheral bus. Most of these registers are connected to another register in the OnCE controller. Thus, accessing one of these registers is equivalent to accessing the associated register in the OnCE controller.

The set of registers in the AP Control module is listed below:

- ONCE_ENB register (1 bit, read/write)—This 1-bit register enables the AP access to the OnCE. When this bit is set, the signals from the JTAG are ignored. When it is cleared, all writing operations to the following registers through the Host Control interface are ignored. This register is reset on a JTAG reset.
- ONCE_CMD register (4 bits, read/write)—This 4-bit register receives the command opcode. It is connected to the command register in the controller. A write access to this register causes the associated command to be executed on the OnCE. For example, after writing “0001” in this register, a `dmov` command is executed.

NOTE

On the AP side, the `rstatus` and `bypass` commands are not supported. This register is reset on a JTAG reset.

- ONCE_DATA register (32 bits, read/write)—This 32-bit register is connected to the SDMA data register. This register is used when executing a `dmov` or `rbuffer` command.

NOTE

Before requesting a `dmov` command, the 32-bit data to transfer must be written in the ONCE_DATA register. At the end of the execution, the register is updated with GReg1 former value. This register is reset on a JTAG reset.

- ONCE_INSTR register (16 bits, read/write)—This 16-bit register is connected to the SDMA instruction register. This register is used when executing an `exec_core` or an `exec_once` command.

NOTE

Before requesting an `exec_core` or an `exec_once` command, the appropriate instruction must be written in the ONCE_INSTR register. This register is reset on a JTAG reset.

- ONCE_STAT register (16 bits, read only)—A read access to the ONCE_STAT register returns the content of the OnCE status register (OSTAT). This register is read only.
- The bypass register is not useful when the AP controls the OnCE, therefore no register is defined in the AP Control module to access the bypass register.

42.17.2.3 Conflicts Between the JTAG and the AP Accesses

When AP access to the SDMA OnCE is enabled (that is, when the bit in the ONCE_ENB register is set), the JTAG access is disabled. This guarantees that the module is not accessed at the same time on both sides.

It is possible to check whether the JTAG access to the SDMA OnCE is enabled from the JTAG port. When the JTAG access is disabled, the SDMA TDO always returns 1. The check requires the following steps:

- Execute a `dmov` command from debug mode (with neither 0xffffffff nor 0x0 as `dmov` value: 0x5a5a5a5a is good).
- Execute another `dmov` command (the value here is not important).

  The returned value from the latter `dmov` command should be the original one if the JTAG access is enabled; if it is 0xffffffff instead of the original input value, this means the JTAG access is disabled.

42.17.3 Executing a Command from the OnCE

All the commands defined in Section 42.17.1, “OnCE Commands” can be accessed through the JTAG. The AP can access all these commands except the `rstatus` command. On the AP side, the OnCE status is directly accessed by reading the ONCE_STAT register.

42.17.3.1 Nature of the Commands

Two types of commands may be distinguished. First, there are two commands that do not interact with the core: `rstatus` and `rbuffer`. Those commands may be requested at any time: They do not depend on the core status.

NOTE

Each of these commands exports a data value or a status value from the SDMA.

There are also commands that interact with the core: `dmov`, `run_core`, `exec_core`, `exec_once`, and `debug_rqst`. These commands are core status dependent, as follows:

- During user mode only the `debug_rqst` is taken into account.
- During debug mode, all these commands are taken into account except the `debug_rqst`. For example, an `exec_once` command requested while not in debug mode has no effect.

42.17.3.2 Execution Request

The SDMA starts executing a task in debug mode when requested by the OnCE controller. The execution starting time depends on the type of access used to communicate with the OnCE.

If the JTAG is used, the request is send after decoding the `update_dr` state in the TAP controller. Therefore, always cross this state when sending a command through the JTAG. If the OnCE is driven from the AP side, the request is sent after detecting a write access to the ONCE_CMD register. All the registers involved in this operation must be loaded first.

The following is an example of an `exec_core` command execution from the AP side: After writing ‘010’ in the ONCE_CMD register, the OnCE controller asks the SDMA to execute the instruction contained in the ONCE_INSTR register. The instruction involved should be available in the ONCE_INSTR register before the beginning of the execution.

42.17.3.3 Command Execution

The following list shows the commands and details how each command is executed:

- `rstatus` command execution—The `rstatus` command exports the content of the OnCE status register (OSR). If the JTAG is used, the status information is captured in the OnCE status register during the capture_dr state, and shifted out after 16 TCK clock cycles in the shift_dr state. The `rstatus` command is not supported on the AP side, but a status register is provided instead. The `rstatus` may be performed in both debug and user modes.
- `dmov` command execution—The `dmov` command accesses SDMA internal registers. Executing a `dmov` instruction exchanges the 32-bit data values between the SDMA data register and the general register GReg[1].

  If the JTAG is used, the content of GReg1 is captured in the SDMA data register during the capture_dr state, then it is shifted out after 32 TCK clock cycles in the shift_dr state. During the update_dr state, GReg1 is updated with the new, shifted-in 32-bit data value. If the OnCE is driven from the AP side, the data values contained in GReg1 and the SDMA data register are exchanged

after detecting a write access to the ONCE_CMD register. The ONCE_DATA register must therefore be loaded first.

- `exec_once` command execution—The `exec_once` command executes the instruction loaded in the SDMA instruction register. The command may only be requested from debug mode. The SDMA returns to debug mode at the end of the execution.

  Change of flow instructions as well as instructions that may cause a context switch are not supported: The comprehensive list comprises `done/yield/yiedge` (except `done` 5), BF, BT, BSF, BDF, JMP, JSR, JMPR, JSRR, RET, and LOOP, as well as all the illegal instructions.

  No other command should be requested before the SDMA returns to debug mode. The SDMA status (for example, whether it is in debug mode or not) can be detected by polling with the `rstatus` OnCE command, monitoring the debug_mode pin, or checking the Section 42.10.3.19, "OnCE Status Register (ONCE_STAT)" register via the AP control interface.

  NOTE

  Most of the instructions are single-cycle, which omits the step of polling the status. Loads and stores to DMA units are typical instructions that might require this polling.

  If the JTAG is used, the 16-bit instruction is shifted in the SDMA instruction register after 16 TCK clock cycles in the shift_dr state. A request is sent to the core when the update_dr state is decoded in the TAP controller. If the OnCE is driven from the AP side, the request is sent to the SDMA when detecting a write access to the ONCE_CMD register. The ONCE_INSTR register must be therefore be loaded first.

- `run_core` command execution—The `run_core` command leaves debug mode and resume normal program execution. The next instruction executed is the last instruction decoded before entering debug mode. Be sure to restore core context before re-running the core. This procedure is detailed in Section 42.18.5.3, "Restoring the Context."

  If the JTAG is used, a 1-bit bypass value is shifted in the bypass register in the shift_dr state. The SDMA is rerun when the update_dr state is decoded in the TAP controller. If the OnCE is driven from the AP side, the core is rerun when detecting a write access to the ONCE_CMD register.

- `exec_core` command execution—The `exec_core` command resumes program execution from any address. The 16-bit instruction provided with the `exec_core` overwrites the last instruction decoded before entering debug mode. This command is designed to support change of flow instructions, so that a program execution can be restarted from any address. After executing an `exec_core` command, the SDMA leaves debug mode. The `exec_core` command is usually used with a `jmp` instruction.

  If the JTAG is used, the 16-bit branch instruction is shifted in the SDMA instruction register after 16 TCK clock cycles in the shift_dr state. The SDMA is rerun when the update_dr state is decoded in the TAP controller. If the OnCE is driven from the AP side, the SDMA reruns when detecting a write access to the ONCE_CMD register. The ONCE_INSTR register must therefore be loaded first. For example, to restart the SDMA from the program address 0x100, the instruction loaded should be a `jump to address 0x100` instruction.

- `debug_rqst` command execution—The `debug_rqst` command puts the SDMA in debug mode. If the JTAG is used, a 1-bit bypass value is shifted in the bypass register during the shift_dr state. A debug

request is sent to the SDMA when the update_dr state is decoded in the TAP controller. If the OnCE is driven from the AP side, the debug request is sent when detecting a write access to the ONCE_CMD register. When the SDMA is already in debug mode, this command is simply ignored.

- `rbuffer` command execution—The `rbuffer` command exports the content of the real time buffer (RTB). If the JTAG is used, the content of the real time buffer (RTB) is captured in the SDMA data register during the capture_dr state. The register is completely shifted out after maintaining the shift_dr state during 32 TCK clock cycles. If the OnCE is driven from the AP side, the content of the RTB is captured in the ONCE_DATA register after detecting a write access to the ONCE_CMD register.
- `bypass` command execution—This command is only available from the JTAG interface. It enables daisy-chaining of the SDMA JTAG TAP controller with other JTAG TAP controllers. This command does not change the SDMA state and can be executed in any mode (run, debug, or sleep). It selects the bypass register of the TAP controller.

42.17.4 Registers Descriptions

See Section 42.12.3, “SDMA Core Register Descriptions” and Section “AP Memory Map and Control Register Definitions” for detailed information on each register.

42.17.4.1 Event Cell Counter Register (ECOUNT)

The event cell counter register is a 16-bit register that contains the number of times minus one that an event detection occurs before generating a debug request. This register should be written before attempting to use the event detection counter during an event detection process. The event cell counter register is cleared on a JTAG reset.

42.17.4.2 Event Cell Address Registers (EAA or EAB)

The event cell contains two address registers—the event cell address register (a), called EAA, and the event cell address register (b), called EAB. Every address register is a 16-bit register that stores a user-defined address value. This value computes one of the following address conditions: addra_cond or addrb_cond. Every address register is cleared on a JTAG reset.

42.17.4.3 Event Cell Address Mask Register (EAM)

The event cell address mask register is a 16-bit register that contains a user-defined address mask value. This mask is applied to the address value latched from the memory address bus before comparing addresses.

NOTE

There is a common address mask value for the two address comparators. If bit *i* of this register is set, then bit *i* of the address value latched from the memory bus does not influence the result of the address comparison. The event cell address mask register is cleared on a JTAG reset.

42.17.4.4 Event Cell Data Register (ED)

The event cell data register is a 32-bit register that contains a user-defined data value. This data value is an input for the data comparator, which generates the data_cond condition. The event cell data register is cleared on a JTAG reset.

42.17.4.5 Event Cell Data Mask Register (EDM)

The event cell data mask register is a 32-bit register that contains a user-defined data mask value. This mask is applied to the data value latched from the memory bus before comparing data. Setting bit *i* of the event cell data mask register means that bit *i* of the data value latched from the address bus does not influence the result of the data comparison. The event cell data mask register is cleared on a JTAG reset.

42.17.4.6 Real Time Buffer Register (RTB)

The real Time Buffer register is a 32-bit register that stores and retrieves run-time information without putting the SDMA in debug mode. See Section 42.18.8.2, “Real Time Buffer” for more details.

42.17.4.7 Event Control Register (ECTL)

The event cell control register is a 16-bit register that defines cell event occurrence conditions. The event cell control register is cleared on a JTAG reset. See also Section 42.18.6, “OnCE Event Detection Unit” for more details.

42.17.4.8 Trace Buffer (TB)

The Trace Buffer register retrieves the information in the Trace Buffer. See Section 42.18.8.1, “Trace Buffer” for more details.

42.17.4.9 OnCE Status Register (OSTAT)

The OnCE status register is a 16-bit register that contains processor and event detection unit status. The OSTAT is a read-only register. See Section 42.10.3.19, “OnCE Status Register (ONCE_STAT)” for detailed description of the individual fields in the OSTAT register.

Figure 42-73 shows the OSTAT structure.



Figure 42-73. OnCE Status Register (OnCE)

Where PST[3:0] is the SDMA core state, RCV is set when the real-time buffer (RTB) is modified. EDR, ODR, and SWB are set, respectively, when the SDMA has entered debug mode because of an external debug request, a OnCE debug_rqst command, or a software breakpoint. MST is set when the OnCE is controlled from the AP control interface, and when ECDR is a three-flag set that shows the event cell condition(s) that put the core in debug mode. The OSTAT never provides more than one reason for entering debug mode.

There are two ways of accessing OSTAT content, as follows:

1. Send an `rstatus` command to the OnCE controller through the JTAG, or read the ONCE_STAT register through the AP access. Executing the `rstatus` command through the JTAG can be performed in both user and debug modes.
2. Perform an SDMA read access to the location in the SDMA core memory map (OSTAT register) debug mode using the `exec_once` command. With this method of access, the SDMA state reflected by the PST (processor status bit) is always DATA.

The register may also be accessed by a running application.

42.17.5 JTAG Interface Requirements

Because the signals received from the JTAG (running on TCK) are transferred to the OnCE controller (running on the SDMA clock), a synchronization mechanism is required.

42.17.5.1 TCK Speed Limitation

In the JTAG top-level layer, the TDO signal is always captured on a TCK falling edge. To guarantee a stable TDO signal from the SDMA during this operation, a falling edge detection is performed on TCK.

Before being latched in the *I* flip-flop (see Figure 42-74) on TCK falling edge, the TDO signal must be stable at the input of the flip-flop. This condition is verified if the TCK period is superior to the following delay:

worst-case edge detection delay + negative-edge signal propagation delay + JTAG top-level logic propagation delay

The frequency relationship, TCK < CLK/8, limitation guarantees that all operations are performed as expected.

42.17.5.2 Synchronization Implementation

Figure 42-74 shows the synchronization mechanism. Flip-flops tck0, tck1, and tck2 perform falling- and rising-edge detections on TCK. They generate the posedge_detected and negedge_detected nets that are used to sample the TDI and TMS inputs into the respective tdi and tms flip-flops, and update the tdo flip-flop to `yield` the TDO output. In the design, the only signal that might go metastable is the output of the tck0 flip-flop. This signal is captured in the tck1 flip-flop and no logical operation is performed on it to minimize a metastability propagation risk.

The TDI and TMS flip-flops also cannot go metastable: The propagation time of the rising-edge detection signal through tck0, tck1, and tck2 guarantees that the TDI and TMS inputs are stable when captured in the TDI and TMS flip-flops.



Figure 42-74. OnCE Synchronization Layer

Figure 42-75 shows synchronization timings. It takes three CLK clock cycles to synchronize TDI on the SDMA clock.



Figure 42-75. Synchronization Timings

42.17.5.3 JTAG Controller Start-Up Recommended Procedure

To ensure correct TAP controller initialization, it is recommended to use the following procedure:

1. Assert JTAG reset TRSTB (for example, set low).
2. Set TMS low.
3. Wait for 1 TCK clock.
4. Release JTAG reset TRSTB (for example, set high).
5. Wait for a minimum of five TCK cycles.

42.18 Using the OnCE

This section provides the elements necessary to run the OnCE module during a debug process. In addition to the basic set of commands described in Section 42.17.1, "OnCE Commands," more complex commands can be built to meet users' requirements.

42.18.1 Activating Clocks in Debug Mode

For power consumption issues, some clocks in the SDMA are disabled when not needed. This is the case for instance when the SDMA is in sleep mode. Clock gating management depends on the interface used to control the OnCE.

- For the JTAG access, the SDMA clock gating must be turned off via the clk_gating_off input.
- For the AP access, the SDMA clock gating is automatically turned off when the AP access is enabled (see Section 42.10.3.16, "OnCE Enable (ONCE_ENB)").

42.18.2 Getting the Current Status

Most of the commands the OnCE supports have an impact on the status of the SDMA. It is not permissible to request the execution of an instruction on the SDMA from the OnCE while the SDMA is not in debug mode. Such a violation may cause unpredictable behavior, and it might be necessary to reset the SDMA. Therefore, the value of the PST bits provided in the OnCE status register should always be checked before sending any request to the SDMA.

42.18.3 Methods of Entering Debug Mode

A debug request may be asserted at any time, but it is not always taken into account immediately. Debug mode cannot be entered in the middle of an instruction, or during the save or restore states of a context switch. The request is ignored when the core is already in debug mode. See Figure 42-4, which shows all possible transitions to the debug state, as there are several ways to enter debug mode.

42.18.3.1 External Debug Request During Reset

To enter debug mode after exiting reset, the external debug line has to be maintained high. This line is handled by the JTAG top-level block.

NOTE

The SDMA detects the debug requests only if the SDMA clock is running (see Section 42.18.1, “Activating Clocks in Debug Mode”). The debug request line should be not be maintained high when the SDMA is in debug mode.

The `debug_rqst` command (from the OnCE command set) is not supported during system reset.

42.18.3.2 Debug Request During Normal Activity

During normal activity, the SDMA enters debug mode when the following is true:

1. If the debug request line from the JTAG top-level is asserted, or
2. If the OnCE controller receives a debug_rqst command.

   The `debug_rqst` command can be sent by the JTAG access or by an access on the AP side (if the AP access is enabled).

42.18.3.3 Software Breakpoint Instruction

The SDMA enters debug mode at the end of the execution of a software breakpoint instruction. This instruction must be inserted in program flow executed by the core.

42.18.3.4 Event Detection Unit Matching Condition

If the event detection is enabled, a debug request is sent to the core after detecting a matching condition on the SDMA memory bus. See Section 42.18.6, “OnCE Event Detection Unit” for more details.

42.18.4 Executing Instructions in Debug Mode

The OnCE supports a mechanism to execute instructions in debug mode. If the SDMA is in debug mode, then the `exec_once` command can be used to execute an SDMA instruction from the OnCE controller. The SDMA returns to debug mode at the end of each execution. Some instructions are not supported by the `exec_once` command: `done/yield/yiedge` (except `done` 5), BF, BT, BSF, BDF, JMP, JSR, JMPR, JSRR, RET, and LOOP, as well as all the illegal instructions are not supported.

NOTE

While instructions are executed in debug mode from the OnCE, the program counter of the SDMA is not incremented.

42.18.5 Command Sequences Examples

This section provides examples of command sequences that run the SDMA in debug mode. These sequences are available for both the AP and JTAG accesses.

The following presents the syntax used in this section. The data field provided with each command is put in parenthesis with the command name. A '-' is used if the data field provided is a *don't care* value.

```
my_command(data_field);    // executing my_command with a data field
my_command(-);             // executing my_command with a don't care data field
```

The value returned by the command (if there is one) is referred by an assignment. In case the value returned by the command is not used, the assignment is omitted. For an AP access, the value returned (it is always a data value) is obtained by reading back into the SDMA data register.

```
data_out = my_command(data_in);// returning a data value
```

To clarify the syntax, the instructions' opcodes are referred to by their names. In practice, use the corresponding 16-bit encoding.

42.18.5.1 Getting the SDMA Status

NOTE

Before executing any command that affects the SDMA (like `dmov` or `exec_once`), check that the SDMA is in debug mode.

Use the following snippet:

```
rstatus(); // read SDMA status until the SDMA is in debug mode
...
rstatus();
```

If the SDMA is not in debug mode, then a debug request must be generated. In this case, the SDMA enters debug mode at the end of the execution of the current instruction. Use this snippet:

```
debug_rqst(-); // debug request
```

In the following sections, it is assumed that the SDMA was successfully put into debug mode.

42.18.5.2 Saving the Context

The first debug task is to save the SDMA context, which is the content of the eight general-purpose registers, the loop and PC-related registers, and the flags. Use the general register GReg[1] as an intermediate register to export the entire context of the SDMA.

Example 42-5 shows how to save GReg[0], GReg[1], GReg[2] and GReg[3]. The sequence of commands used to export additional general registers is very similar to this.

Example 42-5. Save GReg[0], GReg[1], GReg[2], and GReg[3]

```
GReg1_data = dmov(-);              // the value exported is the content of GReg[1]
exec_once("mov GReg1,GReg0");      // puts the content of GReg[0] into GReg[1]
GReg0_data = dmov(-);              // the value exported is the content of GReg[0]
exec_once("mov GReg1, GReg2");     // puts the content of GReg[2] into GReg[1]
GReg2_data = dmov(-);              // the value exported is the content of GReg[2]
exec_once("mov GReg1, GReg3");     // puts the content of GReg[3] into GReg[1]
GReg3_data = dmov(-);              // the value exported is the content of GReg[3]
```

Get the value of the internal flags (SF, DF, T, and LM), of the loop related registers (EPC and SPC), and of the PC-related registers (PC and RPC). Use a `done 5`, which is the formatting instruction dedicated to the debug. This instruction formats the flags and the values contained in the registers. It also writes the resulting values into the channel context memory. It should not be used when entering debug from the IDLE state (for example, with no active channel script running on the SDMA), because it will update a channel context that may belong to any channel.

```
exec_once("done 5");      // formatting the value of flags and registers
```

At this point, the channel context should be up-to-date in memory, and debug operations should now be possible. However, the context can be exported with the following instructions:

Example 42-6. Exporting the Context

```
dmov(ctx_base_addr);                // loading GReg[1] with the channel context base address
exec_once("ld GReg0,(GReg1,0)");    // get RPC-PC into GReg0
exec_once("ld GReg1, (GReg1,1)");   // get SPC-EPC into GReg1
Loop_data = dmov(-);                // read back the value of Loop registers
exec_once("mov GReg1, GReg0");      // puts the PC info into GReg1
PC_data = dmov(-);                  // reads back the content of the PC registers
```

After this sequence of operations, the entire SDMA context is exported via the OnCE.

42.18.5.3 Restoring the Context

At this point in the operation, restore the context of the SDMA. It can be different from the original context located in memory, and the content previously saved into the debugging application via the OnCE. Example 42-7 shows how it is possible to modify the current channel context:

Example 42-7. Modifying the Current Channel Context

```
dmov(Loop_data);                    // put Loop former value into GReg[1]
exec_once("mov GReg0, GReg1");      // copy to GReg[0]
dmov(PC_data);                      // put PC former value into GReg[1]
exec_once("mov GReg2, GReg1");      // copy to GReg[2]
dmov(ctx_base_addr);                // put channel context base address into GReg[1]
exec_once("st GReg0, (GReg1,1)");   // restore Loop context
exec_once("st GReg2, (GReg1,0)");   // restore PC context
```

Once the context in memory is the desired context (with or without applying the previous instruction sequence), it can be restored to the *real* PC and loop registers in the SDMA core:

```
exec_once("cpShReg");      // restore flags and PC & loop related registers
```

After this command, the SDMA core PC, RPC, SPC, EPC registers, as well as the flags contain the same data as what is stored in the context RAM for the current channel.

Example 42-8 shows how to restore the context of general registers GReg[0], GReg[1], GReg[2] and GReg[3].

Example 42-8. Restoring the General Register Context

```
dmov(GReg3_data);          // put GReg[3] restore value in GReg[1]
exec_once("mov GReg3, GReg1");// restore GReg[3]
dmov(GReg2_data);          // put GReg[2] restore value in GReg[1]
exec_once("mov GReg2, GReg1");// restore GReg[2]
dmov(GReg0_data);          // put GReg[0] restore value in GReg[1]
exec_once("mov GReg0, GReg1");// restore GReg[0]
dmov(GReg1_data);          // restore GReg[1]
```

At this point, it is possible to restart the normal program execution.

NOTE

Every SDMA core general register value can be modified by a `mov` instruction, which makes modification of these registers easy during debug. Unfortunately, there is no such instruction as a `mov` to directly modify the contents of either PCU register or flag (PC, RPC, SPC, EPC, T, LM, SF, or DF). The `cpShReg` instruction is meant to provide a means for changing these register contents via the context memory.

42.18.5.4 Accessing the Memory

In the following example, it is assumed that the SDMA context is entirely saved. If true, it is permissible to modify the general purpose registers during debugging activity.

To perform a memory read access, the target address is stored via the OnCE in GReg[1], then the load instruction is executed on the SDMA (the data loaded from the memory overwrites the address contained in GReg[1]), and then the result value is read back via the OnCE.

```
macro READ:      dmov(target_addr);                // put the target address in GReg[1]
                 exec_once("ld GReg1,(GReg1,0)");  // execute the load instruction
                 res_data = dmov(-);               // exports the result data value
```

For a memory write access, the target address is written in GReg[0], and the value to store is written in GReg[1]. Then the store instruction is executed on the SDMA.

```
macro WRITE:     dmov(target_addr);                // puts the target address in GReg[1]
                 exec_once("mov GReg0,GReg1");     // puts the target address in GReg[0]
                 dmov(target_data);                // puts the target data in GReg[1]
                 exec_once("st GReg1,(GReg0,0)");  // performs the store operation
```

This sequence is shown as an example; however, many other sequences are possible.

NOTE

This sequence of commands can also be applied to memory-mapped registers.

42.18.5.5 Resuming Program Execution

Before resuming program execution, it is assumed that the SDMA context is properly restored. There are two ways to restart the SDMA. Start by executing the last instruction fetched before entering debug mode, as follows.

```
run_core(-);              // resume execution from where we stopped before
```

If necessary, restart the execution from a different address. In this case, use the `exec_core` command. The data field provided with this command must be the encoding of a `jump` instruction.

```
exec_core(“jmp start_addr”);// rerun the SDMA from another address
```

In these two examples, the SDMA exits debug mode and keeps executing the code fetched from the memory.

42.18.5.6 Single Stepping in RAM

To execute a program step-by-step from the RAM, insert software breakpoints in the program flow at appropriate places so that the SDMA only executes one instruction before returning to debug mode.

First, read the next instruction to execute in the RAM. Then, depending on the value of this instruction, compute the address where a software breakpoint instruction should be inserted. The instruction at the corresponding address must be saved, and, the software breakpoint instruction is inserted. After restarting the SDMA, there is only one instruction executed before meeting the software breakpoint.

Example 42-9 shows the macro functions READ and WRITE, which correspond to the sequence of commands (described above) used to access the memory.

NOTE

The data read from the memory are 32-bit values, while the instructions are 16-bit values only. This is why it is best to only use addresses divided by two when accessing the memory.

Example 42-9. READ and WRITE Macro Functions

```
next_instr = READ(run_addr/2);      // read the next instruction to execute
// the tool now has to compute the address where the breakpoint
// instruction should be inserted, this address is the “bkpt_addr”
instr_save = READ(bkpt_addr/2);     // save the instruction before overwriting
STORE(“bkpt instruction”,bkpt_addr/2);// store the bkpt instruction in memory
exec_core(“jmp run_addr”);          // rerun the SDMA
rstatus(-);                         // wait for the SDMA to enter debug mode
...
rstatus(-);
STORE(instr_save,bpkt_addr/2);      // restore the instruction overwritten
```

In case of branched conditional instructions, a breakpoint instruction should be written at the two possible target addresses.

42.18.5.7 Single Stepping in ROM

No single-step mechanism is supported in ROM. The program code can be loaded in the RAM, where the single-step mechanism can be executed.

42.18.6 OnCE Event Detection Unit

The event detection unit watches signals from the data memory bus (DMBUS), which the SDMA core uses to access its RAM, ROM, and memory mapped registers. A debug request is sent to the OnCE controller when user-defined conditions on address and/or data values are true. See Figure 42-76.



Figure 42-76. Event Detection Unit

A counter, provided with the detection cell, is decreased after an event detection. A debug request is sent to the core only when the counter reaches the value of 0. It is possible to disable the use of the counter if a debug request has to be generated after each event detection.

The event cell is the basic module that supports hardware breakpoints on an address value and/or data values coming from the SDMA memory bus. The trigger condition that generates the debug request is a mixed condition based on those values.

Figure 42-77 shows the event cell architecture. The event cell contains the address (stored in the memory address register) and the data (stored in the memory data register) used during the last memory access. There are some user-defined reference values located in memory mapped registers—the event cell addresses, the event cell address mask, the event cell data, and the event cell data mask. These registers are accessed by standard load/store instructions just like regular memory locations.



Figure 42-77. Event Cell Architecture

To define a memory breakpoint, three conditions are taken into account: The first two conditions are comparisons of the current memory address with user-defined reference addresses (these conditions are called addressA and addressB). The third condition consists of a comparison between the data received on the DMBUS and a user-defined reference data (this condition is called data). An intermediate address condition is set to express a dependency between addressA and addressB conditions.

42.18.7 Clock Gating and Reset

This section details how to use the clocks and handle the reset signals.

42.18.7.1 Clocks

Because the SDMA uses clock gating to save power, it is necessary to disable the clock gating and force the clocks to be enabled when using the OnCE. When the OnCE is accessed through its JTAG interface, clock gating must be disabled outside the SDMA via a dedicated SDMA input port clk_gating_off. The reason why detection is not performed automatically by the SDMA internal hardware is that it would cost power to monitor activity on the JTAG interface.

This clk_gating_off input is controlled by a control bit in the System JTAG Controller. See the System JTAG Controller chapter for more information.

When the OnCE is accessed through the AP Control interface, clock gating is automatically turned off. This is done when bit 0 of the ONCE_ENB register (see Section 42.10.3.16, “OnCE Enable

(ONCE_ENB)") is set. A write access to this register is possible even when the OnCE clock is not running. If the AP access is used, the bit in the ONCE_ENB register must be set before any attempt to access any other OnCE register.

42.18.7.2 Resets

The OnCE reset is different from the SDMA main reset. The OnCE reset is connected to the TRST_B pin.

Normally, activating the SDMA reset while keeping the OnCE reset inactive (when possible) enables you to reset the core without having to reprogram the OnCE.

42.18.8 Real Time Features

To rebuild the skeleton of a program execution, it is necessary to store the addresses of the program instructions where jumps are taken: A trace buffer is therefore provided. A real time buffer has also been added to receive data values written during a program execution. The content of this register may be exported through JTAG ports without stopping the core.

42.18.8.1 Trace Buffer

The Trace Buffer is a 32-stage buffer that contains appropriate information to identify the 32 last changes of flow detected during a program execution. Figure 42-78 shows an overview of the Trace Buffer.



Figure 42-78. Trace Buffer

Each cell of the trace buffer contains two reference addresses and a flag. The flag is set when the addresses stored in the cell correspond to a valid change of flow; otherwise, the flag is cleared. The three most significant bits are unused.

After every change of flow detection, the address of current instruction and the address of the target instruction are stored at the top of the Trace Buffer (cell #0). The flag in the cell is set to indicate that a

valid change of flow was detected. Former cell values are shifted one level down. The Trace Buffer contains the 32 last changes of flow. All the flags are reset on a software or a hardware reset, and after each transition from debug mode to user mode.

A memory mapped register of SDMA core, the Trace Buffer register (TB), is provided to read the content of the Trace Buffer. This operation should be done in debug mode. Performing a read access to the Trace Buffer register returns the content of the bottom of the Trace Buffer (cell #31). After every read access, the trace buffer is shifted one level down, and the flag at the top of the trace buffer is cleared.

A typical OnCE command sequence that retrieves the oldest change-of-flow information is a follows:

```
exec_once(“mov r1, TB”);          // stores the oldest change-of-flow in GReg1
dmov(-);                          // retrieves GReg1 contents
```

This sequence requires the SDMA to be put in debug mode.

42.18.8.2 Real Time Buffer

The Real Time Buffer register (RTB) is a memory mapped register that can be accessed as a regular memory location by the SDMA core during program execution. This register is located in the OnCE. Executing ar `rbuffer` command (see Section 42.17, “The OnCE Controller” for further details) exports the content of this register through JTAG ports.

When a write access is performed at the memory location corresponding to the RTB, the receive flag (for example, the RCV bit) is set in the OnCE Status Register (OSR). This flag is cleared at the end of the execution of a `rbuffer` command.

NOTE

Every write access to the RTB memory location updates the RTB register even if the RCV flag is set. The RTB is cleared on a JTAG reset.

42.18.8.3 Emulation Pin

The debug_matched_event emulation pin reflects the matching condition status detected by the Event Detection Unit. Since it can be necessary to detect conditions without triggering debug requests, it is possible to disable the generation of debug requests by the Event Detection Unit and still have the matching condition available on the emulation pin. This can be done by clearing the EN flag in the ECTL register.

42.18.8.4 Real-Time Debug Outputs

Table 42-94 shows the debug signals that are available at the SDMA boundaries. Their availability at chip boundaries depends on the project.

Table 42-94. Real-Time Debug Output Pins

Pin	Description
debug_core_state[3:0]	The core_state bits reflect the state of the SDMA core. • The “Program” state is the usual instruction execution cycle. • The “Data” state is inserted when there are wait-states during a load or a store on the data bus (ld or st). • The “Change of Flow” state is the second cycle of any instruction that breaks the sequence of instructions (jumps and channel switching instructions). • The “Change of Flow in Loop” state is used when an error causes a hardware loop exit. • The “Debug” state means the SDMA is in debug mode. • The “Functional Unit” state is inserted when there are wait-states during a load or a store on the functional units bus (ldf or stf). • In “Sleep” modes, no script is running (this is the core idle state); the “after Reset” is slightly different because no context restoring phase will happen when a channel is triggered: The script located at address 0 is executed (boot operation). • The “in Sleep” states are the same as above except they do not have any corresponding channel: they are used when entering debug mode after reset; the reason is that it is necessary to return to the “Sleep after Reset” state when leaving debug mode. 0 Program 1 Data 2 Change of Flow 3 Change of Flow in Loop 4 Debug 5 Functional Unit 6 Sleep 7 Context Switch Saving Channel 8 Program in Sleep 9 Data in Sleep 10 Change of Flow in Sleep 11 Change of Flow in Loop in Sleep 12 Debug in Sleep 13 Functional Unit in Sleep 14 Sleep after Reset 15 Context Switch Restoring Channel
debug_yield	Pulse that is active when a `yield` (`done` 0) or a `yieldge` (`done` 1) instruction is executed. 0 - 1 `yield`/`yieldge` executed
debug_core_run	Active when the SDMA core is executing instructions. 0 Debug or sleep mode 1 Run mode
debug_event_channel_sel	Indicates if debug_event_channel displays current channel or last received event 0- debug_event_channel[5:0] gives the number of the current channel 1- debug_event_channel[5:0] gives the number of the last received event
debug_event_channel[5:0]	Gives the number of any DMA request as soon as it is received or the number of the current channel. The value of debug_event_channel_sel indicates if debug_event_channel displays the current channel or last received event. The signal debug_event_channel_sel must be observed to determine what information is provided on debug_event_chanel at any given time.
debug_pc[13:0]	Program Counter value; it has a meaning when the core is in run mode.

Table 42-94. Real-Time Debug Output Pins (continued)

Pin	Description
debug_mode	Set when the core is in debug. 0 - 1 Core is in debug
debug_bus_error	Set when an error was received during a load or a store (`ld`, `st`, `ldf`, or `stf` instruction) and registered in SF or DF flag. 0 No error during last load/store 1 Error during last load/store
debug_bus_device[4:0]	Indicates the device or functional unit that is accessed by the current instruction. The debug_bus_device output is always valid when in sleep mode, debug mode, or executing any instruction that does not access the functional units or the memory mapped devices, “no access” is output. 0 No access 1 MSA 2 MDA 3 MD 4 MS 5 PSA 6 PDA 7 PD 8 PS 9 RESERVED 10 RESERVED 11 RESERVED 12 RESERVED 13 CA 14 CS 15 Reserved 16 Memory (RAM or ROM) 17 Memory mapped register 18 Peripheral #1 19 Peripheral #2 20 Peripheral #3 21 Peripheral #4 22 Peripheral #5 23 Peripheral #6 24 Peripheral #7 25 Peripheral #8 26 Peripheral #9 27 Peripheral #10 28 Peripheral #11 29 Peripheral #12 30 Peripheral #13 31 Peripheral #14
debug_bus_rwb	Indicates the direction of the access given by debug_bus_device 0 Write access (st or stf) 1 Read access (ld or ldf)
debug_matched_dmbus	Pulse indicating the OnCE event detection unit has detected a match on the data bus during an access to memory (RAM or ROM), a memory mapped register or a peripheral that is hooked to the SDMA. 0 - 1 data bus match detected

Table 42-94. Real-Time Debug Output Pins (continued)

Pin	Description
debug_rtbuffer_write	Pulse indicating when the real-time buffer is written by the core. 0 - 1 RTB was modified
debug_evt_chn_lines[7:0]	Eight lines that generate short pulses when DMA requests are received or channels are (re)started. Every line is controlled through two parameters defined in registers Cross-Trigger Events Configuration Register (1) and (2) (XTRIG_CONF1 and XTRIG_CONF2) (as described in Section "AP Memory Map and Control Register Definitions"). The following two parameters are available for every line: • CNF—Indicates what is monitored on the line: 0 for a channel start, 1 for a DMA request reception • NUM[5:0]—Gives the number of the DMA request or channel to monitor

The matched_event emulation pin reflects the matching condition status detected by the Event Detection Unit. Because it can be necessary to detect conditions without triggering debug requests, it is possible to disable the generation of debug requests by the Event Detection Unit and still have the matching condition available on the emulation pin. This can be done by clearing the EN flag in the ECTL register.

All real-time debug outputs are disabled by default (for example, they are stuck to 0) to avoid power consumption when they are not used. They are enabled when bit 11 (RTDOBS) of the Configuration Register (CONFIG) is set. Signals provided to the system JTAG controller for SDMA debug mode status will also be enabled when the *clk_gating_off* input is asserted.

- RESERVEDRESERVEDSection 42.16.2.6, "Peripheral DMA Read (ldf)—Read Mode" for Peripheral DMA
- Section 42.16.3.4, "Read Instruction (ldf)" for CRC unit
- 10000000 - CA
  10000100 - CS (CRC checksum)
  RESERVEDRESERVEDRESERVEDSection 42.16.2.5, "Peripheral DMA Write (stf)—Write Mode" for Peripheral DMA
- Section 42.16.3.3, "Write Instruction (stf)" for CRC

10000000 - CA
10000100 - init CRC accumulator
10010100 - CS byte - compute CRC
10010101 - CS byte - compute CRC
10010110 - CS halfword - compute CRC
10010111 - CS word - compute CRC


SDMA Register
MC0PTR
Channel Control Block
CurrentBDptr
BaseBDptr
chanDesc
status
Channel 0 Buffer Descriptor Array
31 24 23 22 21 20 19 18 17 16 15 0
BD1 - SET CONTEXT CH# 1
Interrupt = 0,
Cont=1, Done = 1
BD2 - SET CONTEXT CH# 4
Interrupt = 0,
Cont=1, Done = 1
BD3 - SET CONTEXT CH# 10
Interrupt = 0,
Cont=1, Done = 1
BD4 - SET_PM
Interrupt = 0,
Cont=1, Done = 1
BD5 - SET_PM
Interrupt = 0,
Cont=1, Done = 1
BD6 - SET_PM
Interrupt = 1,
Cont=0, Done = 1
00001111 0 0 1 0 1 20
Buffer Address
Extended Buffer Address (Unused)
00100111 0 0 1 0 1 20
Buffer Address
Extended Buffer Address (Unused)
01010111 0 0 1 0 1 20
Buffer Address
Extended Buffer Address (Unused)
00000100 0 0 1 0 1 10
Buffer Address
Extended Buffer Address
00000100 0 0 1 0 1 40
Buffer Address
Extended Buffer Address
00000100 0 1 0 0 1 50
Buffer Address
Extended Buffer Address
APMemory Space
Channel 1 context
(32 longs)
Channel 4 context
(32 longs)
Channel 10 context
(32 longs)
SDMA RAM
Context Area
Scripts Area
Channel 1 script
(16 shorts)
Channel 4 script
(64 shorts)
Channel 10 script
(80 shorts)

42.18.9 and Peripheral DMA and the CRC unit Typical Data Transfer Supported by



MDA: Host burst DMA destination address register
MSA: Host burst DMA source address register
MS: Host burst DMA status register
MD: Host burst DMA data register
PDA: Host peripheral DMA destination address register
PSA: Host peripheral DMA source address register
PS: Host peripheral status register
PD: Host peripheral data register
CA: CRC unit address register
CS: CRC unit status register
DDA: Dedicated processor DMA destination address regis
DSA: Dedicated processor DMA source address register
DD: Dedicated processor DMA data register
DS: Dedicated processor DMA status register
Total 24 Registers

SDMA DMA Units

This section presents a library of SDMA scripts that perform data transfers through the peripheral DMA and the burst DMA units. The AP memory and peripherals are devices that either the peripheral DMA or the burst DMA can access. The scripts are given for a peripheral DMA whose address registers are programmed in incremented mode when internal memory is involved. See Table 42-95 for the summary.

Table 42-95. Typical Data Transfers Summary

Data Transfer	Peripheral DMA	Burst DMA	Comments
AP External Memory ↔ AP External Memory		3	Copy mode Script example, see Section 42.16.1.9, "Copy Mode" and Section 42.18.9.1, "External Memory to External Memory."
AP Peripheral ↔ AP Peripheral	3		Copy mode if same data path width Script example, see Section 42.18.9.2, "Peripheral to Peripheral Transfer."
AP External Memory ↔ AP Peripheral	3	3	Data transit through SDMA Script example, see Section 42.18.9.3, "Transfer Between Peripheral and External Memory."
AP External Memory ↔ AP Internal Memory		3	Copy mode Script example, see Section 42.18.9.4, "Transfer Between External Memory and Internal Memory."
AP Internal Memory ↔ AP Internal Memory		3	Copy mode Script example, see Section 42.18.9.4.1, "Internal Memory to Internal Memory."
AP Internal memory ↔ AP Peripheral	3		Data transit through SDMA Script example, see Section 42.18.9.4.2, "Transfer Between Peripheral and Internal Memory."

NOTE

These scripts are provided as examples of how to use DMA modules to perform required data transfers: They are not "official" programs.

42.18.9.1 External Memory to External Memory

This section describes the SDMA script that performs data moves in external memory. For this particular data transfer, only the burst DMA is used. It is programmed in copy mode, so no data transmits through an SDMA general register. The SDMA core only monitors data transfer status. It is assumed source and destination address values are already present in two SDMA general registers (r1 and r2). For this example, it is also assumed that a 32-bit word-to-move for source-to-destination address is present in r0 and equals 64.

Example 42-10. Data Moves in External Memory

```
1         stf r1,MSA                  // Source address setup
2         stf r2,MDA                  // Destination address setup
3         ldi r0,0x64                 // 64 words must be transferred from MSA to MDA
4         ldi r1,0x8
MAIN_XFER:
5         cmphs r0,r1                 // Is r0 >= 0x8
6         bf LAST_XFER                // If not, jump to last transfer label
7         stf r1,MD|CPY               // Copy 8 words from MSA to MDA address.
8         subi r0,0x8                 // Decrement counter
9         jmp MAIN_XFER               // return to main transfer loop
```

```
LAST_XFER:
10       stf r0,MD|CPY              // perform last transfer
```

All instructions are performed in one cycle (jumps excepted). Instruction 7 triggers a copy transfer: A read burst access of 8-word starts, data is staged in MD and then a write burst of 8 words is executed. Instruction 8, 9, 5, and 6 are executed while the burst access is in progress. If this access is not complete when instruction 7 is executed a second time, SDMA stalls on this instruction as long as the previous copy transfer is not over. In this case, the instruction is no longer a one-cycle instruction.

During the main loop (MAIN_XFER), `r1` always equals 8, so burst lengths are 8 words. On the last `ldf |CPY` instruction (10), `r1` equals the reminder of `r0` divided by 8; therefore, the length of bursts triggered in copy mode equal `r1` value, which is between 1 and 7.

42.18.9.2 Peripheral to Peripheral Transfer

For this data transfer, only the peripheral DMA is used. It is programmed in copy mode, so no data will transmit through the SDMA general register used in the `ldf` instruction, but the contents of the general register are lost. The SDMA core only monitors the transfer.

42.18.9.2.1 Source and Destination Target Have the Same Data Path Width

When the source and destination target have the same data path width, the following is true:

- Source target is a *half-word* (16-bit) peripheral located at address 0x1002.
- Destination is a *half-word* (16-bit) peripheral located at address 0x2006.

It is assumed the address values are already present in two SDMA general registers (r1, r2). The script for a transfer of 10 half-word is as follows:

Example 42-11. Same Data Path Width for Source and Destination

```
//SETUP SECTION
1        stf r1, PSA|SZ16|F         //r1=0x1002 Source address register setup
2        stf r2, PDA|SZ16|F         //r2=0x2006 Destination address register setup
3        bdf ERROR_ADDR_SETUP
4        ldi r0,0xa                 //loop counter is 10
//MAIN LOOP TRANFER
copy_loop:
5        loop 2,0
6          ldf r7,PD|CPY            //Reads 1 half-word from src and writes to dest.
7          yield
8        bdf ERROR_DURING_XFER

ERROR_ADDR_SETUP:
//correction of PSA/PDA setup and jumps to main loop transfer
ERROR_DURING_XFER:
//flag error is set,
//PS can be read to know if error occurs during read or write access.
```

If a data transfer must occur between two word peripherals, only the setup section should be updated. The transfer itself is always performed by the hardware `loop` instruction.

All instructions are executed in one cycle (change of flow excepted). On instruction 6, a single read access is triggered, read data is staged in PD, and a write-to-destination is executed. When the transfers are in progress, the SDMA can execute he next instructions in parallel. If instruction 6, which performs the copy transfer, is executed while the previous access is not over, SDMA is stalled and instruction `ldf` is a multi-cycle instruction.

42.18.9.2.2 Source and Destination Target Have a Different Data Path Width

When the source and destination target have a different data path width, copy mode cannot be used, and any attempt to initiate a copy transfer immediately raises an error, which is stored in the SF flag. Example 42-12 shows the SDMA code that could transfer 10 words from a *word* (32-bit) peripheral to a *half-word* peripheral whose addresses are preliminary and stored in r1 and r2.

Example 42-12. Different Data Path Width for Source and Destination

```
//SETUP SECTION
1        stf r1, PSA|SZ32|F|PF      //r1=0x1000 and prefetch data
2        stf r2, PDA|SZ16|F         //r2=0x2006
3        bdf ERROR_ADDR_SETUP
4        ldi r0,0xa                 //loop counter is 10
//MAIN LOOP TRANFER
main_loop_xfer_16_16:
5        loop 6,0
6          ldf r7,PD                //copy 32-bit of PD in r7
7          stf r7,PD                //store 16 LSB of r7 in PD and a flush is executed
8          rorb r7
9          rorb r7                  //16 MSB --> 16 LSB
10         stf r7,PD                //store 16 LSB of r6 in PD and a flush.
11         yield
```

On instruction 1, when the source address register is programmed and a data prefetch is required, a read access is executed. In parallel, the SDMA executes instructions 2 to 5. On instruction 6, the SDMA tries to read data that was fetched by instruction 1. If data is ready, the `ldf` will be a one cycle instruction; otherwise, the SDMA is stalled as long as the read access is not finished. Then, the 16 LSB of the read data is stored in PD and automatically flushed to the destination peripheral. In parallel, the SDMA executes the rotation instructions (8, 9), and stores the 16 MSB of the read data into PD. If a previous write access is finished, instruction 10 will be a one-cycle instruction.

The main loop transfer may appear inefficient, but due to wait states imposed to the peripheral DMA each time an external access is performed, a software pipeline is in place. During the time needed to flush PD, the SDMA executes the move and rotation operations. SDMA executes instructions in parallel with DMA accesses.

42.18.9.3 Transfer Between Peripheral and External Memory

42.18.9.3.1 Peripheral to External Memory Transfer

A transfer from a peripheral to the external memory controller involves the peripheral DMA and the burst DMA. The code for transferring 100 word from word peripheral to the external memory would be as follows:

Example 42-13. Peripheral to External Memory Transfer

```
//SETUP SECTION source and destination addresses are already in r1 and r2
1        stf r1, PSA|SZ16|F|PF      //r1=0x1000 and prefetch 32-bit data
2        stf r2, MDA                //r2=0x2000, setup burst DMA destination address
3        bdf ERROR_ADDR_SETUP
4        ldi r0,0x64                //loop counter is 100
5
//MAIN LOOP TRANFER
6        loop 3,0
7          ldf r1,PD|PF             // read 32 bits of PD and initiate a new read access.
8          stf r1,MD|32             // store 32 bits of r1 in the MD fifo.
9          yield
10       ldf r1,PD                  // last word data is read
11       stf r1,MD|32|FL            // to flush all remaining bytes of MD
```

On instruction 1, the source address register of the peripheral DMA is programmed and data is fetched. This data is stored in PD and the SDMA reads PD during instruction 7, which is a one-cycle instruction that is read-access finished. On the same instruction (7), a data prefetch is required and a read access to the source peripheral is executed. In parallel, the SDMA stored the previous read data into the data register of MD. When MD (which is an eight-word FIFO) is full, a burst write access is executed to empty the FIFO. As long as the next SDMA instructions do not access the burst DMA, they will be one-cycle instructions. Figure 42-79 and Figure 42-80 show how the peripheral DMA and burst DMA work in parallel.



Figure 42-79. Peripheral to External Memory Example (1)

As seen in Figure 42-79, the read access triggered by the `ldf PD` instruction is symbolized by the blue bar when in progress. After wait states, the read data (data 0, data 1) is stored in PD on the clk rising edge. On edge 2, data 0 is available in PD so it can be transferred to the SDMA general register r1, and then stored in MD FIFO. On edge 3, data 1 is not in PD; therefore, SDMA is stalled on the `ldf` instruction, which lasts two cycles. Figure 42-80 shows an example of when MD FIFO is full with data.



Figure 42-80. Peripheral to External Memory Example (2)

In Figure 42-80, the write bar means the burst DMA is performing a write burst access. The latency to have the first write acknowledge is four cycles. SDMA is stalled on instruction `stf` because no acknowledge was received, MD FIFO is full, and there is no empty slot to store data 9. When an acknowledge is sampled by the burst DMA, FIFO is shifted and data 8 is written. As long as there is at least one empty slot in MD FIFO, the `stf MD` instruction lasts one cycle.

42.18.9.3.2 External Memory to Peripheral Transfer

A transfer from the external memory to a peripheral involves the peripheral DMA and the burst DMA. The code for transferring 100 word from external memory to a word peripheral would be as follows:

Example 42-14. External Memory to Peripheral Transfer

```
//SETUP SECTION source and destination addresses are already in r1 and r2
1        stf r1, MSA|PF    //r1=0x1000 and starts a 8-word read burst
2        stf r2, PDA|SZ32|P//r2=0x2010, setup peripheral DMA destination address
3        bdf ERROR_ADDR_SETUP
4        ldi r0,0x64       //loop counter is 100

//MAIN LOOP TRANFER
6        loop 3,0
7          ldf r1,MD|32|PF // read 32 bits of MD and initiate a new read access
                           // if MD is empty after this reading.
```

```
8          stf r1,PD       // store 32 bits of r1 in the PD.
9          yield

10       ldf r1,MD|32      // last word data is read
11       stf r1,PD         // last write access
```

On instruction 1, a read burst of 8 words begins. Read data is staged into MD. On instruction 7 (and if data is available in MD), 32 bits are copied into r1. Then instruction 8 writes them into PD and an automatic flush is executed. The SDMA core, peripheral DMA, and burst DMA can work in parallel as long as no SDMA instruction tries to start a new write access on the peripheral DMA while the previous access is still in progress, or as long as there is data in MD when the SDMA tries to read it.

42.18.9.4 Transfer Between External Memory and Internal Memory

Since the internal memory (AP RAM) is accessed via the peripheral DMA and the external memory is accessed via the burst DMA, the SDMA scripts that are described in Section 42.18.9.3, “Transfer Between Peripheral and External Memory” can be reused. The exception is that the peripheral DMA address registers (PSA or PDA, depending on the script) should be programmed in incremented mode rather than frozen mode.

42.18.9.4.1 Internal Memory to Internal Memory

The internal memory can only be accessed via the peripheral DMA, so the script described in Section 42.18.9.2, “Peripheral to Peripheral Transfer” can be reused with a different programming of the peripheral DMA address registers.

42.18.9.4.2 Transfer Between Peripheral and Internal Memory

For this transfer, the peripheral DMA is also used in copy mode. The SDMA script is very similar to the one described in Section 42.18.9.2, “Peripheral to Peripheral Transfer,” except for the peripheral DMA address registers programming.

Chapter 43
Sony/Philips Digital Interface (SPDIF)

43.1 Introduction

The Sony/Philips Digital Interface (SPDIF) audio module is a stereo transceiver that allows the processor to receive and transmit digital audio over it. The SPDIF transceiver allows the handling of both SPDIF channel status (CS) and User (U) data and includes a frequency measurement block that allows the precise measurement of an incoming sampling frequency.

Figure 43-1 shows a block diagram of the SPDIF transceiver data paths (receiver and transmitter) and data interface.



Figure 43-1. SPDIF Transceiver Data Interface Block Diagram

43.1.1 Overview

The SPDIF is composed of two parts: an SPDIF receiver and SPDIF transmitter.

The SPDIF receiver extracts the audio data from each SPDIF frame and places the data in a 16-word-deep FIFO. The channel status and user bits are also extracted from each frame and placed in the corresponding

registers. The SPDIF receiver also provides a bypass option for direct transfer of the SPDIF input signal to the SPDIF transmitter.

For the SPDIF transmitter, the audio data is provided by the processor via the SPDIFTxLeft and SPDIFTxRight registers. The channel status bits are also provided via the corresponding registers. The SPDIF transmitter generates an SPDIF output bit-stream in the biphase mark format (IEC958), which consists of audio data, channel status and user bits.

In the SPDIF transmitter, the IEC958 biphase bit stream is generated on both edges of the SPDIF transmit clock. The SPDIF transmit clock is generated by the SPDIF internal clock-generation module and the sources are from outside of the SPDIF block. For the SPDIF receiver, it can recover the SPDIF receive clock. Both the transmit clock and the receive clock are sent to the ASRC. Figure 43-2 shows the clock structure of the SPDIF transceiver.



Figure 43-2. SPDIF Transceiver Clock Diagram

43.2 External Signal Description

Table 43-1. Signal Properties

Signal Name	Signal Type	Description
SPDIFIN	Input	SPDIF input line 1 IEC958 data in biphase mark format.
SPDIFOUT	Output	SPDIF output line 1 IEC958 data in biphase mark format (consumer C channel).

43.3 Memory Map and Register Definition

43.3.1 Memory Map

Table 43-2 is the module memory map. For the base address of a particular module instantiation, see the system memory map.

Table 43-2. SPDIF Register Map

Base Address Offset	Access	Name (Name Abbreviation)	Description	Size Bits	Valid Bits	Reset Value
0x0000	R/W	SPDIFConfig (SCR)	SPDIF configuration register	24	[23:0]	0x00_0400
0x0004	R/W	CDTEXT_Control (SRCD)	CDText configuration register	24	[1]	0x00_0000
0x0008	R/W	PhaseConfig (SRPC)	FreqMeas configuration register	24	[5:0]	0x00_0000
0x000C	R/W	InterruptEn (SIE)	Interrupt enable register	24	[23:0]	0x00_0000
0x0010	R-Stat W-Clear	InterruptStat/Clear (SIS/SIC)	Interrupt status/clear register	24	[23:0]	0x00_0002
0x0014	R	SPDIFRcvLeft (SRL)	SPDIF Receive Data—left channel	24	[23:0]	0x00_0000
0x0018	R	SPDIFRcvRight (SRR)	SPDIF Receive Data—right channel	24	[23:0]	0x00_0000
0x001C	R	SPDIFRcvCChannel_h (SRCSH)	SPDIF Receive C channel, bits[47:24]	24	[23:0]	0x00_0000
0x0020	R	SPDIFRcvCChannel_l (SRCSL)	SPDIF Receive C channel, bits [23:0]	24	[23:0]	0x00_0000
0x0024	R	UchannelRcv (SQU)	SPDIF Receive U channel	24	[23:0]	0x00_0000
0x0028	R	QchannelRcv (SRQ)	SPDIF Receive Q channel	24	[23:0]	0x00_0000
0x002C	W	SPDIFT*x*Left (STL)	SPDIF Transmit Left channel	24	[23:0]	0x00_0000
0x0030	W	SPDIFT*x*Right (STR)	SPDIF Transmit Rightchannel	24	[23:0]	0x00_0000
0x0034	R/W	SPDIFT*x*CChannelCons_h (STCSCH)	SPDIF Transmit Cons. C channel, bits [47:24]	24	[23:0]	0x00_0000
0x0038	R/W	SPDIFT*x*CChannelCons_l (STCSCL)	SPDIF Transmit Cons. C channel, bits [23:0]	24	[23:0]	0x00_0000

Table 43-2. SPDIF Register Map (Continued)

0x0044	R	FreqMeas (SRFM)	FreqMeasurement	24	[23:0]	0x00_0000
0x0050	R/W	SPDIFTxClk (STC)	Transmit clock control register	24	[23:0]	0x02_0F00

43.3.2 Register Descriptions

43.3.2.1 SPDIF Configuration Register (SCR)

Address 0x0000 Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R	RcvFifo_Ctrl	RcvFifo_Off/On	RcvFifo_Rst	RcvFifoFull_Sel		RcvAutoSync	TxAutoSync	TxFifoFull_Sel			Low-power	soft_reset
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	TxFifo_Ctrl		PDIR_Rcv	PDIR_Tx			ValCtrl	TxSel			USrc_Sel	
W												
Reset	0	1	0	0	0	0	0	0	0	0	0	0

Figure 43-3. SPDIF Config Register (SCR)

Table 43-3 provides SCR field descriptions.

Table 43-3. SPDIF Config Register (SCR) Field Descriptions

Field	Description
23 RcvFifo_Ctrl	0 Normal operation 1 Always read zero from receive-data register
22 RcvFifo_Off/On	0 SPDIF Receive FIFO is on 1 SPDIF Receive FIFO is off. Does not accept data from interface
21 RcvFifo_Rst	0 Normal operation 1 Reset register to 1 sample remaining
20,19 RcvFifoFull_Sel	00 Full interrupt if at least 1 sample in FIFO 01 Full interrupt if at least 4 samples in FIFO 10 Full interrupt if at least 8 samples in FIFO 11 Full interrupt if at least 16 samples in FIFO
18 RcvAutoSync	0 Receive FIFO auto sync off 1 Receive FIFO auto sync on
17 TxAutoSync	0 Transmit FIFO auto sync off 1 Transmit FIFO auto sync on
16,15 TxFifoEmpty_Sel	00 Empty interrupt if 0 samples in FIFO 01 Empty interrupt if at most 4 samples in FIFO 10 Empty interrupt if at most 8 samples in FIFO 11 Empty interrupt if at most 12 samples in FIFO

Table 43-3. SPDIF Config Register (SCR) Field Descriptions

Field	Description
14	Reserved
13 Low-Power	When written as 1 the SPDIF transceiver enters a low power mode. Return 1 when the SPDIF is in the low power mode.
12 soft_reset	When written as 1 the SPDIF will initiate a software reset. This reset process will last for 8 cycles and then automatically clear.
11,10 TxFifo_Ctrl	00 Send out digital zero on SPDIF transmitter 01 Normal operation 10 Reset to 1 sample remaining 11 Reserved
9 PDIR_Rcv	DMA Receive Request (PDIR1 FIFO full)
8 PDIR_TX	DMA Transmit Request (Transmit FIFO empty)
7,6	Reserved
5 ValCtrl	0 Outgoing Validity always set 1 Outgoing Validity always clear
4–2 TxSel	000 Off and output 0 001 Feed-through SPDIFIN 101 Tx normal operation Others: Reserved
1,0 USrc_Sel (U channel source select)	00 No embedded U channel 01 U channel from SPDIF receive block (CD mode) 10 Reserved 11 U channel from on chip transmitter

43.3.2.2 CDText Control Register (SRCD)

Address 0x0004 Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R	9'b0											
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R					5'b0						USyncMode	
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-4. CDText_Control Register (SRCD)

Table 43-4. CDText_Control Register (SRCD) Field Descriptions

Field	Description
23–2	Reserved, 23–15 and 7–3 return zeros when read
1 USyncMode	0 Non-CD data 1 CD user channel subcode
0	Reserved

43.3.2.3 PhaseConfig Register (SRPC)

Address 0x0008 Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R	12'b0											
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	1'b0	ClkSrc_Sel				LOCK	GainSel			3'b0		
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-5. PhaseConfig Register (SRPC)

Table 43-5. PhaseConfig Register Field (SRPC) Descriptions

Field	Description
23–11	Reserved, return zeros when read
10–7 ClkSrc_Sel	Clock source selection: 00000if (DPLL Locked) SPDIF_RcvClk else CCM audio clk 0001 if (DPLL Locked) SPDIF_RcvClk else CCM MUX clk 0010 if (DPLL Locked) SPDIF_RcvClk else ESAI HCKT 0011 if (DPLL Locked) SPDIF_RcvClk else IOMUX clk 0101 CCM audio clk 0110 CCM MUX clk 0111 ESAI HCKT 1000 IOMUX clk Others: Reserved **Note:** IOMUX clk is selected by IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT, see Table 1227.
6 LOCK	LOCK bit to show that the internal DPLL is locked, read only

Table 43-5. PhaseConfig Register Field (SRPC) Descriptions

Field	Description
5–3 GainSel	Gain selection: 000 24*2**10 001 16*2**10 010 12*2**10 011 8*2**10 100 6*2**10 101 4*2**10 110 3*2**10
2–0	Reserved, return zeros when read

43.3.2.4 Interrupt Registers

The interrupt registers include InterruptEn (SIE), InterruptStat (SIS) and InterruptClear (SIC).

1. The InterruptEn register (SIE) provides control over the enabling of interrupts.
2. The InterruptStat (SIS) register is a read only register providing status on interrupt operation.
3. The InterruptClear (SIC) register is a write only register and is used to clear interrupts.

Address 0x000C Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12
R	1'b0			Lock	TxUnOv	TxResyn	CNew	ValNoGood	SymErr	BitErr		
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R		URxFul	URxOv	QRxFul	QRxOv	UQSync	UQErr	PdirUnOv	PdirResyn	LockLoss	TxEm	PdirFul
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-6. InterruptEn Register (SIE)

Address 0x0010 Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12
R	3'b0			Lock	TxUnOv	TxResyn	CNew	ValNoGood	SymErr	BitErr	2'b0	
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R	1'b0	URxFul	URxOv	QRxFul	QRxOv	UQSync	UQErr	PdirUnOv	PdirResyn	LockLoss	TxEm	PdirFul
W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-7. InterruptStat Register (SIS)

Address 0x0010 Access: User write

	23	22	21	20	19	18	17	16	15	14	13	12
R	3'b0											
W				Lock	TxUnOv	TxResyn	CNew	ValNoGood	SymErr	BitErr		
Reset	0	0	0	0	0	0	0	0	0	0	0	0

	11	10	9	8	7	6	5	4	3	2	1	0
R												
W			URxOv		QRxOv	UQSync	UQErr	PdirUnOv	PdirResyn	LockLoss		
Reset	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-8. InterruptClear Register (SIC)

Table 43-6. Interrupt Register Field Descriptions

Field	Description
23–21	Reserved, for InterruptStat/Clear return zeros when read, for InterruptEn, bit 23 also read zero
20 Lock	SPDIF receiver's DPLL is locked
19 TxUnOv	SPDIF transmit FIFO under/overrun
18 TxResyn	SPDIF transmit FIFO resync
17 CNew	SPDIF receive change in value of control channel

Table 43-6. Interrupt Register Field Descriptions (Continued)

Field	Description
16 ValNoGood	SPDIF validity flag no good
15 SymErr	SPDIF receiver found illegal symbol
14 BitErr	SPDIF receiver found parity bit error
13-11	Reserved.
10 URxFul	UChannel receive register full, cannot be cleared with reg. IntClear. To clear it, read from U rcv reg.
9 URxOv	UChannel receive register overrun
8 QRxFul	QChannel receive register full, cannot be cleared with reg. IntClear. To clear it, read from Q rcv reg.
7 QRxOv	QChannel receive register overrun
6 UQSync	U/Q Channel sync found
5 UQErr	U/Q Channel framing error
4 PdirUnOv	Processor data input underrun/overrun
3 PdirResyn	Processor data input resync
2 LockLoss	SPDIF receiver loss of lock
1 TxEm	SPDIF transmit FIFO empty, cannot be cleared with reg. IntClear. To clear it, write to tx FIFO.
0 PdirFul	Processor data input full, cannot be cleared with reg. IntClear. To clear it, read from PDIR FIFO.

43.3.2.5 SPDIF Reception Registers

SPDIF reception registers include:

1. Audio data reception registers: SPDIFRcvLeft (SRL), SPDIFRcvRight (SRR)
2. Channel status reception registers: SPDIFR*x*CChannel_h (SRCSH), SPDIFR*x*CChannel_l(SRCSL)
3. User bits reception registers: UchannelRcv (SRU), QchannelRcv (SRQ)

43.3.2.5.1 SPDIFRcvLeft Register (SRL) and SPDIFRcvRight Register (SRR)

Offset: 0x0014 Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RcvDataLeft																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-9. SPDIFRcvLeft Register (SRL)

Table 43-7. SPDIFRcvLeft Register (SRL) Field Descriptions

Field	Description
23–0 RcvDataLeft	Processor receive SPDIF data left

Offset: 0x0018 Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RcvDataRight																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-10. SPDIFRcvRight Register (SRR)

Table 43-8. SPDIFRcvRight Register (SRR) Field Descriptions

Field	Description
23–0 RcvDataRight	Processor receive SPDIF data right

Offset: 0x001C Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RxCChannel_h																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-11. SPDIFRcvCChanel_h Register (SRCSH)

Table 43-9. SPDIFRcvCChannel_h Register (SRCSH) Field Descriptions

Field	Description
23–0 RxCChannel_h	SPDIF receive C channel register, contains first 24 bits of C channel without interpretation

43.3.2.5.2 SPDIFRcvCChannel_l Register(SRCSL)

Offset: 0x0020 Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RxCChannel_l																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-12. SPDIFRcvCChannel_l Register (SRCSL)

Table 43-10. SPDIFRcvCChannel_l Register (SRCSL) Field Descriptions

Field	Description
23–0 RxCChannel_l	SPDIF receive C channel register. Contains next 24 bits of C channel without interpretation

43.3.2.5.3 UChannelRcv Register (SRU)

Offset: 0x0024 Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RxUChannel																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-13. UChannelRcv Register (SRU)

Table 43-11. UChannelRcv Register (SRU) Field Descriptions

Field	Description
23–0 RxUChannel	SPDIF receive U channel register. Contains next 3 U channel bytes

43.3.2.5.4 QChannelRcv Register (SRQ)

Offset: 0x0028 Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RxQChannel																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-14. QChanelRcv Register (SRQ)

Table 43-12. QChannelRcv (SRQ) Register Field Descriptions

Field	Description
23–0 RxQChannel	SPDIF receive Q channel register. Contains next 3 Q channel bytes

43.3.2.6 SPDIF Transmission Registers

SPDIF transmission registers include:

1. Audio data transmission registers: SPDIFTxLeft (STL), SPDIFTxRight (STR)
2. Channel status transmission registers: SPDIFTxCChannelCons_h (STCSCH), SPDIFTxCChannelCons_l (STCSCL)

43.3.2.6.1 SPDIFTxLeft (STL)

Offset: 0x002C Access: User write

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	24'b0																							
W	TxDataLeft																							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-15. SPDIFTxLeft Register (STL)

Table 43-13. SPDIFTxLeft Register (STL) Field Descriptions

Field	Description
23–0 TxDataLeft	SPDIF transmit left channel data. It is write-only, and always returns zeros when read

43.3.2.6.2 SPDIFTxRight (STR)

Offset: 0x0030 Access: User write

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	24'b0																							
W	TxDataRight																							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-16. SPDIFTxRight (STR) Register

Table 43-14. SPDIFTxRight Register (STR) Field Descriptions

Field	Description
23–0 TxDataRight	SPDIF transmit right channel data. It is write-only, and always returns zeros when read

43.3.2.6.3 SPDIFTxCChannelCons_h (STCSCH)

Offset: 0x0034 Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TxCChannelCons_h																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-17. SPDIFTxCChannelCons_h Register (STCSCH)

Table 43-15. SPDIF_TxCChannelCons_h Register (STCSCH) Field Descriptions

Field	Description
23–0 TxCChannelCons_h	SPDIF transmit Cons. C channel data, contains first 24 bits without interpretation. When read, it returns the latest data written by the processor

43.3.2.6.4 SPDIFTxCChannelCons_l (STCSCL)

Offset: 0x0038 Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TxCChannelCons_l																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-18. SPDIFTxCChannelCons_l Register (STCSCL)

Table 43-16. SPDIFTxCChannelCons_l Register (STCSCL) Field Descriptions

Field	Description
23–0 TxCChannelCons_l	SPDIF transmit Cons. C channel data, contains next 24 bits without interpretation. When read, it returns the latest data written by the processor

43.3.2.6.5 FreqMeas Register

Offset: 0x0044 Access: User read

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	FreqMeas																							
W																								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 43-19. FreqMeas Register

Table 43-17. FreqMeas Register Field Descriptions

Field	Description
23–0 FreqMeas	Frequency measurement

43.3.2.7 SPDIFTxClk Register (STC)

The SPDIFTxClk Control register determines the transmit clock and frequency division.

Offset: 0x0050 Access: User read/write

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	4'b0				SYSCLK_DF								TxClk_Source				0	TxClk_DF						
W																								
Reset	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0

Figure 43-20. SPDIFTxClk Register (STC)

Table 43-18. Tx_Div_Reg Register (STC) Field Descriptions

Field	Description
23–20	Reserved
19–11 SYSCLK_DF	System clock divider factor, 2–512. 0 No clock signal 1 Divider factor is 2 2 Divider factor is 3 ... 511divider factor is 512
10–8 TxClk_Source	000 CCM audio clk input, 001 CCM Mux clk input, 010 ESAI HCKT input, 011 IOMUX clk input, 100 MLBCLK input, 101 Frequency divided ipg_clk input, 110 Ground input, no clock 111 Ground input, no clock
7	Reserved, return zero when read
6–0 TxClk_DF	Divider factor (1-128) 0 Divider factor is 1 1 Divider factor is 2 ... 127 Divider factor is 128

43.4 Functional Description

43.4.1 SPDIF Receiver

The SPDIF receiver extracts the audio data from each SPDIF frame and places the data in a 16-deep FIFO. The Channel Status and User Bits are also extracted from each frame and placed in corresponding registers. The SPDIF receiver also provides a bypass option for direct transfer of the SPDIF input signal to the SPDIF transmitter.

The SPDIF receiver handles the main data audio stream and recovers the bit clock from the SPDIF input signal. The sample rate can be determined from the frequency measuring block. Additionally, the receiver supports the SPDIF C and U channels. The SPDIF C and U channel data is interfaced directly to memory-mapped registers. The input data is sent via a 6-deep FIFO to the memory-mapped data registers.

All the data registers are controlled by the Interrupt Control Block and transferred to the memory-mapped IP bus.

The following functions are performed by the SPDIF receiver:

- Audio Data Reception
- Channel Status bits Reception
- User Channel bits Reception
- Validity Flag Reception
- SPDIF Receiver Exception support
- SPDIF Lock Detection

43.4.1.1 SPDIF PLOCK Detection and Rxclk Output

Using the high speed system clock, the internal DPLL can extract the bit clock (advanced pulse) from the input bitstream. When this internal DPLL is locked, the LOCK bit of PhaseConfig Register is set, and the SPDIF Lock output pin SPLOCK is asserted.

After DPLL has locked, the pulses are generated, and the average pulse rate is 128 x the sampling frequency. (For a 44.1 kHz input sampling frequency, the average pulse rate = 128 x 44.1 kHz.) The pulse signal is used in the FreqMeas circuit to generate the frequency measurement result.

43.4.2 SPDIF Transmitter

Audio data for the SPDIF transmitter is provided via the SPDIFTxLeft and SPDIFTxRight registers. Clocking for the SPDIF transmitter is from either the CCM audio clk, CCM Mux clk, ESAI HCKT, IOMUX clk, or the system clock. A multiplexer is used to choose the clock source. The SPDIF transmitter clock source can be divided down as needed using the Txclk_DF. The SPDIF transmitter output can be chosen from either the SPDIF transmitter block, directly from the SPDIF receiver (via the output multiplexer), or disabled.

The SPDIF transmitter generates a SPDIF output bitstream in IEC958 biphase mark format, consisting of audio data and channel status.

Chapter 44
Secure JTAG Controller (SJC)

44.1 Introduction

The IEEE 1149.1 JTAG test access port (TAP) supports IEEE 1149.1 v2001 standard features, provides access to OnCE and ICE of each core, and includes debug features to improve controllability and observability of the cores for debug purposes.

The secure JTAG controller provides debug and test control with maximum security, and provides a flexible architecture for future derivatives or future multicore architecture. JTAG pins can be multiplexed to the PCS bus connector ($\overline{\text{TRST}}$/TCK/TDI/TDO/TMS)—see Chapter 4, "External Signals and Pin Multiplexing",” for more details.

44.1.1 Overview

The secure JTAG controller provides the following capabilities:

1. Supports JTAG IEEE1149.1 mandatory instructions, as described in Section 44.5.4.3, “EXTEST Instruction,” Section 44.5.4.2, “SAMPLE/PRELOAD Instruction,” and Section 44.5.4.5, “BYPASS Instruction.”
2. Supports JTAG IEEE 1149.1 optional instructions, as described in Section 44.5.4.1, “ID_CODE Instruction,” and Section 44.5.4.4, “HIGHZ Instruction.”
3. Provides access to each OnCE/ICE TAP controller independently, to control a target system (see section Section 44.2, “Modes of Operation”).
4. Provides access to the ExtraDebug logic (see Section 44.5.4.6, “ENABLE_ExtraDebug Instruction”).
5. The secure JTAG controller operates at maximum 1/8 the slowest frequency of the accessed OnCE/ICE. For example, in normal operation (with no core in low-power mode), the SJC frequency will be 1/8 of the SDMA frequency, if this core is present in the TDI-TDO chain (serially connected with other cores or stand-alone). The User also needs to take into account the 25 MHz frequency limitation on the CE bus.
6. Mode to support stand-alone core debuggers (see Section 44.2, “Modes of Operation”).
7. Multicore daisy-chained mode (default) to support multicore debuggers (see Section 44.2, “Modes of Operation”).

NOTE

Depending on SoC tool needs, RTCK may be supported. See the pins chapter for more information. RTCK (adaptive clocking methodology) may be supported in ARM-compatible mode only, allowing external tools to adapt TCK frequency automatically even when the ARM frequency is changing. Note that RTCK may no longer be used when the ARM core is chained with other TAPs, as these cores may run at slower frequency than the ARM core. This clock does not come from secure JTAG controller, but is generated from the ARM core platform. Synchronization is maintained with the help of RTCK, since the off-chip device does not progress to the next TCK edge until after an RTCK edge is received.

44.2 Modes of Operation

The secure JTAG controller (SJC) modes are controlled through both the TAP select register (TSR) and sjc_mode input port. The sjc_mode port selects between two connection modes of SoC TAPs:

- Negating sjc_mode (default) causes all TAPs (SJC, SDMA, and ARM) to be connected in the TDI-TDO chain. This is referred to as daisy-chain mode.
- Asserting sjc_mode connects only the SJC TAP to the TDI-TDO chain.

IEEE1149.1-compatible mode is enabled by changing the input signal **sjc_mod**, as shown in Table 44-1 below.

Table 44-1. Mode Selection via sjc_mod Signal

sjc_mod	Name	Description
0	Daisy chain ALL	For common software debug (High speed, production)
1	SJC only	IEEE 1149.1 JTAG compatible mode -

The “Connect SDMA” bit (TAP select register) controls the SDMA TAP bypass:

- When the bit is cleared (default), SDMA TAP is bypassed with a single D-FF during Shift-Dr path.
- When the bit is set to 1, the SDMA TAP is connected in the chain.

The TAP Selection Block (TSB) enables simple integration of IP blocks which have embedded TAPs, and has the following features:

- Enables connection of multiple TAPs within a single SoC.
- Identifies the SJC TAP as the master TAP that controls the boundary chain (for IEEE 1149.1 standard compliance).
- Follows the state of SJC TAP. When the Test-Logic-Reset (TLR) state is reached, all TAPs are reset.

NOTE

When configuring the TAP controllers, the user is responsible to ensure that all TAPs in the chain comply with TCK clock frequency requirements, as well as the required ratios between the TCK clock frequency and the frequencies of the cores to which the TAPs refer.

44.3 TAP Selection Block (TSB)

As described in Section 44.2, “Modes of Operation,” the secure JTAG controller can access cores in different modes selected through the TAP selection block.

44.3.1 Mode Selection via Software

Conceptually, the TAP select register (TSR) is a data register which is accessed through the “Access TSR” IR instruction of the SJC TAP.

The TAP select register is only allowed to change during the update-DR state of the TSB JTAG state machine. This prevents a TAP that is being selected from losing synchronization with the TSB state machine as the TSB state machine returns to run-test-idle. An associated shift register for the TAP select register is loaded into the TAP select register during the update-DR state (see Figure 44-1). The shift register captures the state of the TAP select register when in the Capture-DR state for visibility of the contents of the TAP select register. See Chapter 44.5.4.9, “TAP Select Instruction” for more information.



Figure 44-1. Using Reserved IR to Access TAP Select Register

44.4 External Signal Description

44.4.1 Overview

[The SJC provides test and debug control with a minimum pin count.

Table 44-2 describes SJC external signals.

Table 44-2. SJC External Signal Properties

Signal Name	Port	Signal Function	Reset State	Pull up
POR_B	POR_B	POR reset input. This input can arrive from either pad of IC or from IC's internal logic, e.g. Clock Controller.	0	-
TCK	TCK	Test Clock (TCK): used to synchronize the test logic and includes an internal pullup resistor	0	-
TDI	TDI	Test Data Input (TDI): serial test instruction and data are received through the test data input (TDI) pin. TDI is sampled on the rising edge of TCK and includes an internal pullup resistor	1	Active
TDO	TDO	Test Data Output (TDO): serial output for test instructions and data. TDO is tri-statable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK	-	-
TDO_EN	TDO_EN	Test Data Output Enable (TDO_EN). This signal enables tri-state buffer which output is connected to TDO pad and input connected to IC internal SJC generated TDO signal. Whenever TDO_EN is negated TDO will be tri-stated.	-	-
TMS	TMS	Test Mode Select (TMS): used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and includes an internal pullup resistor	1	Active
TRST_B	TRST_B	Test Reset (TRST): used to asynchronously initialize the test controller. The TRST pin has an internal pullup resistor	1	Active
SJC_MOD	SJC_MOD	secure JTAG controller mode selection. This pin is sampled at TRST reset to determine two possible modes for the TAP connection configuration.	11	Active
DE_IN_B	DE_IN_B	SoC debug request/acknowledge pins. These pins are used to propagate a debug request to the core(s) after programming of the SoC JTAG, they can also reflect debug acknowledge from the cores.	1	Active
DE_B_OE	DE_B_OE			

44.4.2 TAP Controller

The TAP controller is responsible for interpreting the sequence of logical values on the TMS signal. It is a synchronous state machine that controls the operation of the JTAG logic. The state machine is shown in Figure 44-2. The value shown adjacent to each arc represents the value of the TMS signal sampled on the rising edge of TCK signal. For a description of the TAP controller states, see the IEEE 1149.1 document.



Figure 44-2. TAP Controller State Machine

The change of the JTAG state machine occurs on the rising edge of TCK. TMS and TDI changes on the falling edge of TCK. Also TDO changes on the falling edge of TCK following entry into the Shift_DR or Shift_IR states (TDO_EN is the enable of the tristate buffer driving TDO output).

The Figure 44-3 shows the timings of the SJC signals.



Figure 44-3. SJC Signals Timing Diagram

44.5 SoC JTAG

This section assumes the SoC JTAG is accessed (either in standalone or daisy chained) through appropriate TSB configuration.

44.5.1 Register Summary

Table 44-3 is the JTAG register summary. The registers in Table 44-3 are accessed using the ExtraDebug register. See section Section 44.5.2, “Accessing ExtraDebug Registers,” for more information.

The base address for the addresses in Table 44-3 is necessary for automatic tests generation of the JTAG design. This variable is equal to 0 for the JTAG module.

KEY:

Always Reads One	Always Reads Zero	Read/ Write Bit	Read-Only Bit	Write-Only Bit	Write 1 to Clear	Self-Clear Bit	N/A
1	0	bit	bit	bit	bit	0	
					W1C	bit	

Table 44-3. JTAG Register Summary

Register Abbreviation (Base Address Offset)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCR (0x0004) secured	R	DCR[31:16]															
	W																
	R	DCR[15:4]												debug_obs		DE_to_SDMA	DE_to_core
	W																
SSR (0x0005)	R	SSR[31:16]															
	W																
	R	SSR[15:13]			RSSTAT[1:0]		SJM[1:0]		FT	BSF	RSF	EBG	EBF	SWE	SWF	KTA	KTF
	W																

Table 44-3. JTAG Register Summary

Register Abbreviation (Base Address Offset)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPCCR (0x0007)	R	GPCCR[31:16]															
	W																
	R	GPCCR[15:3]													SWRES	ACLKOFF	SCLKR
	W																
PLLBR (0x0008)	R	PLLBR[31:16]															
	W																
	R	PLLBR[15:2]														PLLBYPASS	PLLBPEN
	W																
GPUCR1 (0x0009)	R	GPUCR1[31:16]															
	W																
	R	GPUCR1[15:0]															
	W																
GPUCR2 (0x000A)	R	GPUCR2[31:16]															
	W																
	R	GPUCR2[15:0]															
	W																
GPUCR3 (0x000B)	R	GPUCR3[31:16]															
	W																
	R	GPUCR3[15:0]															
	W																
GPSCR (0x000C) secured	R	GPUCR[31:16]															
	W																
	R	GPUCR[15:0]															
	W																

44.5.2 Accessing ExtraDebug Registers

Accessed through the Select-DR-Scan path, the ExtraDebug shift register consists of 38 bits (maximum) comprising a 32 bit data field (max length, see ExtraDebug register description), a 5 bit address field and read/write bit. The write actually takes place when the JTAG TAP controller enters the Update-DR state. On a read, the data field is ignored (the user should shift only 5 times to enter Read=1 and the address), the read will take place on the next path through DR at the Capture-DR state, the data will be shifted-out during the Shift-DR state.

On the second path for a read access, simultaneous write access is not supported: command converter software will shift in 0s so the TAP will decode a write to the CSR (read-only register) which won't have any effect on the circuit.

The number of shift depends on the width of the accessed register as explained in the following diagrams.

First a write access (one path through Select-DR-Scan):



Figure 44-4. TDI/TDO on Write Access

Then a read access (requires two paths through JTAG DR Scan path):



Figure 44-5. TDI/TDO on Read Access

Example: Write value 0b1010_1100 to Debug Control Register (address=0b00110).



Figure 44-6. Example: Write Access to DCR

The secure JTAG controller registers have different levels of security (see Section 44.6.3, "JTAG Security Modes"):

- **Secured**: accessible only in modes 2 (supposed correct response entered), mode 3 and mode 4.
- **Unsecured** (accessible in all modes)

This information is displayed in the detailed register description below. In the "Note" rows the letter "s" means a secured bit and "u" an unsecured bit.

44.5.2.1 General-Purpose Unsecured Status Register 1 (GPUSR1)

The general-purpose unsecured status register 1 is a read-only register used to check the status of the different cores and of the PLL. The rest of its bits are for general-purpose use.

GPUSR1 — **General Purpose Unsecured Status Register 1** — **Offset 0x0000**

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	GPUSR1[31:16]															
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

Table 44-4. General Purpose Unsecured Status Register 1 Description

Name	Description	Settings
MPLL_stat Bits 8	Core PLL (MPLL) status bit — This bits indicates the status of the core PLL.	When set, the core PLL is locked.
UPLL_stat Bits 7	USB PLL status bit — This bits indicates the status of the USB PLL.	When set, the USB PLL is locked.
A_WFI Bit 1	ARM core wait-for interrupt bit — Bit 1 is the ARM core standbywfi (stand by wait-for interrupt).	When HIGH, ARM core is in wait for interrupt mode
A_DBG Bit 0	ARM core debug status bit — Bit 0 is the ARM core DBGACK (debug acknowledge) DBGACK can be overwritten in the ARM core DCR to force a particular DBGACK value. Consequently interpretation of the DBGACK value is highly dependent on the debug sequence	When HIGH, ARM core is in debug

44.5.2.2 General-Purpose Unsecured Status Register 2 (GPUSR2)

The general-purpose unsecured status register 2 is a read-only general purpose register.

GPUSR2	General Purpose Unsecured Status Register 2	Offset 0x0001

	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	GPUSR2 [31:16]															
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	GPUSR2 [15:4]												S_STAT[3:0]			
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

44.5.2.3 Debug Control Register (DCR) (Secured)

This register is used to control propagation of the debug request from DE_B pin to the cores, and debug signals from the embedded cross-trigger IP to the DE_B pin.

DCR	Debug Control Register	Offset 0x0004

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	DCR[31:16]															
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	DCR[15:4]												debug_obs	—	DE_to_SDMA	DE_to_ARM
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S

Figure 44-7. Debug Control Register

Table 44-6. Debug Control Register (DCR) Description

Name	Description	Settings
DCR Bits 31-4	Reserved	—
debug_obs Bits 3	**Debug observability —** This bit controls propagation of the system debug signal from Embedded Cross Trigger Block (ECT) to DE_B pin (for example, it can propagate a debug acknowledge signal).	0 - Disable propagation of system debug to DE_B pin 1- Enable propagation of system debug to DE_B pin
DE_to_SDMA Bits 1	**SDMA debug request input propagation —** This bit controls propagation of the debug request to the SDMA.	0 - Disable propagation of debug request to SDMA 1- Enable propagation of debug request to SDMA
DE_to_core] Bits 0	**ARM debug request input propagation —** This bit controls propagation of the debug request to the core.	0 - Disable propagation of debug request to ARM 1- Enable propagation of debug request to ARM

The DE_B pin is dedicated for debug requests (input)/system debug (output), $\overline{DE}$, and bidirectional open drain (including an internal pull-up device).

The main function of the embedded cross trigger (ECT) is to pass debug events from one core to another. For example, the ECT can be programmed to pass debug requests from one IP's debug request to ARM, so that ARM enters debug mode when the debug request is generated. ECT system_debug is connected to the SJC, and can be programmed for observability on the $\overline{DE}$ pin.

Bits 2:0 of the DCR define the propagation of external debug request to each core. Bit 3 controls propagation of the system debug signal from the ECT on $\overline{DE}$.

For security reasons, output and input propagation control bits are cleared after reset, so that a user is not be able to put the cores in debug mode through $\overline{DE}$ without any JTAG access.

According to the values of those bits, the user can:

1. Get the three cores or only two of them to enter debug mode from an external command controller.
2. Acknowledge entrance in debug mode from one core, two cores, or all three cores. Note that if two debug acknowledges arrive at the same time from two different cores, the user may see only see one low pulse on $\overline{DE}$. This has to be defined in the embedded cross trigger integration and programming.

If one core enters debug, it can force the other ones to enter debug also if the I/O connection scheme supports it. A debug acknowledge propagates to the other cores debug request lines. Normally this is handled by the ECT.

The configuration after reset prevents propagation of debug requests/acknowledges to/from the cores.

44.5.2.4 Security Status Register (SSR)

This register is used to reflect IC security status and is accessible in all the security modes. The assumption is that the information contained in this register does not pose any security breach for the system.

SSR	Security Status Register															Offset 0x0005
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	SSR[31:16]															
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	SSR[15:13]			RSSTAT		SJM		FT	BSF	RSF	EBG	EBF	SWE	SWF	KTA	KTF
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

Table 44-7. Security Status Register Description

Table 44-8. SSR Field Descriptions

Name	Description	Settings
SSR Bits 31-13	Security Status Register	
RSSTAT Bits 12-11	**Response status** Response status bits	**Response status bits** RSSTAT: Description 00: Response wasn't entered 01: Response was entered but not verified 10: Response was entered and is incorrect 11: Response is correct
SJM Bits 10-9	**SJC mode** Secure JTAG mode, as set by external fuses. These bits do not include the setting of the BSF fuse.	**Secure JTAG mode** SJM: Description 00: No debug (#1) 01: Secure JTAG (#2) 10: JTAG enabled (#3) 11: SCC JTAG (#4)
FT Bit 8	**Fuse type** Fuse type bit—eFuse or laser fuse	0 - eFuse technology 1 - Laser fuse technology
BSF Bit 7	**Bypass secure JTAG fuse** Status of the "bypass secure JTAG" fuse	0 (intact) - no bypass 1 (burned) - bypass security
RSF Bit 6	**Re-enable secure JTAG fuse** Status of the "re-enable secure JTAG" fuse	0 (intact) - no re-enable 1 (burned) - secure JTAG is re-enabled

Table 44-8. SSR Field Descriptions

Name	Description	Settings
EBG Bit 5	**External boot granted** External boot enabled, requested and granted	1 - granted 0 - not granted
EBF Bit 4	**External Boot fuse** Status of the “external boot disable” fuse	0 (intact) - external boot is allowed 1 (burned) - external boot is disabled
SWE Bit 3	**SW enable** SW JTAG enable status	1 - enabled 0 - disabled
SWF Bit 2	**Software JTAG enable fuse** Status of the “no SW disable JTAG” fuse	0 (intact) - SW enable possible 1 (intact) - no SW enable possible
KTA Bit 1	**Kill trace active** ETM/NEXUS Kill Trace is active	1 - active 0 - not active
KTF Bit 0	**Kill trace Enable fuse** ETM/NEXUS Kill Trace Fuse value	0 (intact) - kill trace is never active 1 (burned) - kill trace functionality enabled

44.5.2.5 General Purpose Clocks Control Register (GPCCR)

This register is used to configure clock-related modes in the SOC. Those bits are directly connected to JTAG outputs.

GPCCR **General Purpose Clocks Control Register** Offset 0x0007

	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	GPCCR[31:16]															
TYPE:	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	GPCCR[15:3]													SWRES	ACLKOFFDIS	SCLKR
TYPE:	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S

Figure 44-8. General Purpose Clocks Control Register

Table 44-9. General Purpose Clocks Control Register Description

Name	Description	Settings
GPCCR Bits 31-3	General Purpose Clocks Control Register	
SWRES Bit 2	**SW reset**	
ACLKOFFDIS Bit 1	**Disable/prevent ARM clock/power shutdown**	
SCLKR Bit 0	**SDMA Clock ON Register** - This bit will force the clock on of the SDMA	0 - SDMA clock is not forced ON. 1 - Force SDMA clock ON

Bit 0 of GPCCR controls SDMA clocks invocation. When out of reset, the SDMA is in sleep mode with no SDMA clock running. Unlike events, debug requests does not wake SDMA if it is in sleep mode. The debug request is be recognized by the SDMA when it exits sleep mode upon reception of an event. To be able to enter debug mode even if no event is triggered, the SDMA clock on (SCLKR) bit needs to be set to 1 prior to sending the debug request (the bit is cleared at reset).

44.5.2.6 General Purpose Unsecured Control Registers 1–2 (GPUCR1–2)

These registers are used to configure IEEE 1149.1 JTAG for special test or debug modes. These registers are not secured, and are accessible in all JTAG security modes. The bits of these registers are directly connected to SJC outputs.

GPUCR(1,2) **General Purpose Unsecured Control Registers** Offset 0x0009 0x000A

	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	GPUCR[31:16]															
TYPE:	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	GPUCR[15:0]															
TYPE:	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

Table 44-10. General Purpose Unsecured Control Register Description

Name	Description
GPUCR Bits 31-0	**General Purpose Unsecured Control Register**.

44.5.2.7 General Purpose Secured Control Register (GPSCR) (Secured)

This register is used to configure IEEE 1149.1 JTAG for special test or debug modes. This register is secured, and only accessible in secure JTAG modes #3, #4 and #2 with response entered. The register bits are directly connected to SJC outputs.

GPSCR — **General Purpose Secured Control Register** — Offset 0x000C

	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	GPSCR[31:16]															
TYPE:	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	GPSCR[15:0]															
TYPE:	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S

Figure 44-9. General Purpose Secured Control Register

Table 44-11. General Purpose Secured Control Register Description

Name	Description
GPSCR Bits 31-0	**General Purpose Control Register**.

44.5.3 Boundary Scan Register

The boundary scan register (BSR) in the JTAG implementation contains bits for all device signal and clock pins and associated control signals. All SoC bidirectional pins have a single register bit in the boundary scan register for pin data, and are controlled by an associated control bit in the boundary scan register. To obtain a BSDL file, contact Freescale.

44.5.4 SoC JTAG Instruction Register

The SoC JTAG instruction register, shown in Figure 44-10, is 5 bits wide.

Code					SJC IR
B4	B3	B2	B1	B0	
0	0	0	0	0	IDCODE
0	0	0	0	1	SAMPLE/PRELOAD
0	0	0	1	0	EXTEST
0	0	0	1	1	HI-Z
0	0	1	0	0	ENABLE_ExtraDebug
0	0	1	0	1	ENTER_DEBUG (secured)
0	0	1	1	0	Serial Access
0	0	1	1	1	TAP select
0	1	0	0	0	Rsvd.
0	1	0	0	1	Rsvd.
0	1	0	1	0	Rsvd.
0	1	0	1	1	Rsvd.
0	1	1	0	0	Security Output challenge
0	1	1	0	1	Security Enter response
.....					Rsvd.
1	1	1	1	1	BYPASS

Figure 44-10. JTAG Instruction Register

The instruction register is reset to 0b00000 in the test-logic-reset controller state which is equivalent to the IDCODE instruction.

During the capture-IR controller state, the parallel inputs to the instruction register are loaded with the code 01 in the least significant bits as required by the standard, the most significant bits are loaded with the values 00, leading to a capture value of 0b00001.

44.5.4.1 ID_CODE Instruction

Selects the ID register, and the system logic controls the I/O pins. This instruction is provided as a public instruction to allow the manufacturer, part number and version of a component to be determined through the TAP. The following table shows the ID register configuration.

IDCODE				ID Configuration Register												
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	Version Information[3:0]				Design Center Number						Core number					
TYPE	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET	**0**	**0**	**0**	**0**	**z**	**z**	**z**	**z**	**z**	**z**	**y**	**y**	**y**	**y**	**y**	**x**
Note:																
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	Chip Derivative Number				Manufacturer Identity											1
TYPE	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET	**x**	**x**	**x**	**x**	**0**	**0**	**0**	**0**	**0**	**0**	**0**	**1**	**1**	**1**	**0**	**1**
Note:																

Table 44-12. ID Configuration Register Description

Table 44-11.

Name	Description	Settings
Version Information Bits 31-28	Version information number - This number is incremented for each metal fix of the IC.	Bits [31:28] - 0000 (for initial SoC, 0001 for first metal fix, etc. See “System Integration” chapter for details on specific SOC.
Customer Part Number Bits 27-12	**Customer Part Number —** The Customer Part Number consists of two parts: Bits [27-22] - Freescale Design Center Number Bits [21:12] - A sequence number divided into two parts: Bits [21-17] - Core Number (SoC project) Bits [16-12] - Chip Derivative Number	See “System Integration” chapter for details on specific SOC. (for zzzzzz, yyyyy,x defaults).
Manufacturer Identity Bits 11-1	**Manufacturer Identity —** Freescale’s Manufacturer Identity code.	Bits [11:1] - 00000001110
Bit 0	Tied to logic 1.	1

NOTE

The IDCODE value is programmed by SOC integration of the SJC module.

One application of the ID register is to distinguish the manufacturer(s) of components on a board when multiple sourcing is used. As more components emerge which conform to the IEEE 1149.1 standard, it is desirable to allow for a system diagnostic controller unit to blindly interrogate a board design in order to determine the type of each component in each location. This information is also available for factory process monitoring and for failure mode analysis of assembled boards.

Once the IDCODE instruction is decoded, it will select the ID register which is a 32 Bit data register. Since the bypass register loads a logic 0 at the start of a scan cycle, whereas the ID register loads a logic 1 into its least significant bit, examination of the first bit of data shifted out of a component during a test data scan sequence immediate following exit from Test-Logic-Reset controller state will show whether such a register is included in the design. When the IDCODE instruction is selected, the operation of the test logic has no effect on the operation of the on-chip system logic as required by the IEEE 1149.1 standard.

44.5.4.2 SAMPLE/PRELOAD Instruction

Selects the boundary scan register and the system logic controls the I/O pins. The SAMPLE/PRELOAD instruction provides two separate functions:

1. First, it provides a means to obtain a snapshot of system data and control signals. The snapshot occurs on the rising edge of TCK in the capture-DR controller state. The data can be observed by shifting it transparently through the boundary scan register.
2. The second function of SAMPLE/PRELOAD is to initialize the boundary scan register output cells prior to selection of EXTEST. This initialization ensures that known data will appear on the outputs when entering the EXTEST instruction.

NOTE

Because there is no internal synchronization between the JTAG clock (TCK) and the system clock (CLK), the user must provide some form of external synchronization to achieve meaningful results.

For more details on the function and use of SAMPLE/PRELOAD, see the IEEE Std. 1149.1™ specification.

44.5.4.3 EXTEST Instruction

Selects the boundary scan register, and the 1149.1 test logic has control of the I/O pins.

By using the TAP controller, the register is capable of:

1. Scanning user-defined values into the output buffers,
2. Capturing values presented to input pins
3. Controlling the direction of bidirectional pins,
4. Controlling the output drive of tri-statable output pins.

For more details on the function and use of EXTEST, see IEEE 1149.1.

The EXTEST instruction also asserts internal reset for the cores to force a predictable internal state while performing external boundary scan operations.

44.5.4.4 HIGHZ Instruction

All output drivers, including the two-state drivers, are turned off (i.e., high impedance). The instruction selects the bypass register. In this mode, all internal pull-up resistors on all the pins (except for the TMS TDI TCK $\overline{\text{TRST}}$ pins) will be disabled. This “disabling” functionality is not built into SJC, but should be implemented by some logic in the SOC/IO Pads.

For more details on the function and use of HIGHZ, see IEEE 1149.1.

The HIGHZ instruction also asserts internal reset for the cores to force a predictable internal state while performing external boundary scan operations.

44.5.4.5 BYPASS Instruction

Selects the single Bit bypass register and the system logic controls the I/O pins. This creates a shift-register path from TDI to the bypass register and, finally, to TDO, circumventing the boundary scan register. This instruction is used to enhance test efficiency when a component other than the SoC Core based device becomes the device under test.

When the bypass register is selected by the current instruction, the shift-register stage is set to a logic zero on the rising edge of TCK in the capture-DR controller state. Therefore, the first bit to be shifted out after selecting the bypass register will always be a logic zero.

For more details on the function and use of BYPASS, see IEEE 1149.1.

44.5.4.6 ENABLE_ExtraDebug Instruction

The TDI and TDO pins are connected directly to the ExtraDebug registers, the secure JTAG controller TAP controller remaining connected to TDI and TMS. The ExtraDebug shift register consists of 38 bits (maximum) comprising a 32 bits data field (maximum length, see 44.5.2, "Accessing ExtraDebug Registers"), a 5 bits address field and read/write bit. On a register read, the data field doesn't need to be filled in. The particular ExtraDebug register connected between TDI and TDO at a given time is selected by the ExtraDebug controller depending on the ExtraDebug Address being currently decoded. All communication with the ExtraDebug controller is done through the Select-DR-Scan path of the JTAG TAP Controller.

44.5.4.7 ENTER_DEBUG Instruction

Generates a debug request to the three cores "simultaneously" (or "Pseudo simultaneously" as the Cores run at different frequencies), the TDI and TDO are connected to the Instruction Register. After the acknowledgment of the Debug Mode is received (can be checked by reading the Core Status Register part of the ExtraDebug logic), the user can perform system debug functions on the three Cores.

NOTE

In case the user needs only one of the cores in Debug Mode, he should not issue the ENTER_DEBUG instruction but rather access the preferred core and issue a debug request only to this core.

The user need to be careful to shift another IR value (like IDCODE) before trying to get the Cores out of debug as the debug request signals to the Cores stay asserted until IR is no longer equals to ENTER_DEBUG.

The user need to check that cores are in debug mode (watching debug acknowledge signal) before leaving ENTER_DEBUG instruction, otherwise debug request might not have been seen by the core.

44.5.4.8 Serial Access Instruction - Reserved for Test

This instruction is not intended for Customer use, reserved for manufacturing test (allow to access to SOC modules serially through TDI/TDO (shift DR)).

44.5.4.9 TAP Select Instruction

By means of “TAP select” instruction a user can access TAP select register and by controlling its only bit “SDMA Bypass”, control whether SDMA TAP will be bypassed or not.

TAP select Register

	BIT 0
	Connect SDMA
TYPE	rw
RESET	0
Note:	

Table 44-13. TAP select Register Description

Name	Description	Settings
SDMA Bypass Bits 0	Connect SDMA — control whether SDMA TAP will be bypassed or not.	• When negated (should be the default state), SDMA TAP is bypassed with a single D-FF. • When asserted SDMA TAP is connected inside the chain.

44.6 Security

44.6.1 Introduction

JTAG manipulation is one of the known hackers’ ways of executing unauthorized program code, getting control over the OS and run code in privileged modes.

The SJC provides debug access to several hardware blocks, including the ARM processor and the system bus. This allows for program control and manipulation as well as visibility into system peripherals and memory. The ETM and NEXUS interfaces allow bus transactions to be traced. Together these tools provide the hacker all the access needed to completely comprise the system. Means must be provided to block any malicious JTAG access.

The SJC provides a way of regulating the JTAG access.

There are four different JTAG security modes:

- Mode #1: No Debug - Maximum Security. All security sensitive JTAG features are permanently blocked.
- Mode #2: Secure JTAG - High security. JTAG use is regulated by secret key based authentication mechanism.
- Mode #3: JTAG Enabled - Low security. JTAG always enabled.

- Mode #4: SCC JTAG - No Security. The SCC forced to remain in its secure state during JTAG operation.Parts in this mode are to be used only under tight control, for secure operation debug.

The JTAG security modes are configured using fuses. There are two kinds of fuses: eFuse and laser fuse. Laser fuses can be burned only before chip packaging while eFuses can be burned after packaging, just by applying electrical signals.

NOTE

Fuse burning is an irreversible process. Once the fuse is burned (eFuse or laser fuse), it is impossible to change the fuse back to the un-burned state.

44.6.2 Fuses Programming

44.6.2.1 Laser Fuses Technology

When laser fuses technology is used the sought fuses configuration is obtained at fabrication stage and cannot be changed later.

44.6.2.2 Electric Fuses (eFuse) Technology

For eFuse technology and programing description, see the IC Identification Module (IIM) block guide.

44.6.3 JTAG Security Modes

JTAG can be in one of four JTAG security modes. The specific security mode is determined by the SJC fuses configuration[1].

44.6.3.1 Mode #1: No Debug - Maximum Security

“No Debug” JTAG security mode provides the highest security level. In this mode, all JTAG features are disabled except for:

- Scan.
- Boundary Scan.
- MBIST, all modes except for debug modes which enable controlled memory contents output.
- PLL BIST.
- BIST monitor mode[2].
- PLL bypass[3]
- Visibility of the following status bits: power mode - normal, standby, stop, shutdown, etc.

These features do not reduce the security level of the product, and they allows to perform important tests and board connectivity checks.

1. Physical location of the fuses is not in the SJC.
2. Allowing routing to external pins BIST pass/fail/invoke information
3. Bypass ARM or/and USB PLL.

NOTE

If external boot is done (enabled by a corresponding fuse and requested) then it is possible to use all JTAG features even if “No Debug” JTAG security mode is chosen, as described in Chapter 44.6.7, “External Boot Fuse”

44.6.3.2 Mode #2: Secure JTAG - High Security

The Secure JTAG mode limits the JTAG access by using challenge/response based authentication mechanism. Any access to JTAG port is being checked. Only authorized debug devices (i.e. devices having the right response) will be able to access the JTAG, unauthorized JTAG access attempts will be denied. The intent of this mode is to allow “return field” testing. When a secured JTAG device is being returned for debugging, this mode will allow authorized re-activation of the JTAG.

44.6.3.2.1 Challenge/Response Mechanism in Secure JTAG Mode

When SJC is in Secure JTAG mode the authentication process is as follows:

- Shift “Output Challenge” instruction to IR.
- Passing through “Capture-DR” state of System JTAG Controller and by performing Shift-DR operations Challenge code can be accessed from TDO.
- Shift “Enter Response” instruction to IR. By performing Shift-DR operations enter Response code value through TDI. At Update-DR state entered Response code will be compared with the correct one.

There are two modes that SJC supports for generating the challenge - response pair:

1. Fixed challenge—response pair. Each part has its individual challenge - response pair which is determined at manufacturing time, and will not change later on. The SJC will compare the user’s response to the expected response.



Figure 44-12. Mode #2 - Secure JTAG with Fixed Challenge-Response Pair

2. Random challenge - response pair. In this mode, a random challenge will be generated by a separate module, and the response will be checked inside this challenge-response module, too.

The SJC module can be configured to either mode via the ext_check_select input signal, depending on the alternative that is implemented for a chip.



Figure 44-13. Mode #2 - Secure JTAG with Random Challenge-Response

44.6.3.3 Mode #3: JTAG Enabled - Low Security

In the “JTAG Enabled” JTAG security mode, all JTAG features are enabled.

44.6.3.4 Mode #4: SCC JTAG - No Security

In all JTAG secure modes but Mode #4 (SCC JTAG) the Secure monitor of the SCC will transit into non-secure or failure state whenever JTAG is activated (assert of jtag_active signal). This security feature reduces the SCC debug capabilities. In order to debug the SCC, it should remain in secure state even when JTAG is activated. When Mode #4 is configured, the SCC will be forced to remain in its secure state during JTAG operation. This, of course, eliminates all security abilities of the SCC.

44.6.4 Bypass Secure JTAG

By burning a specific fuse it is possible to bypass the “Secure JTAG” mode, i.e. to change a device state from “Secure JTAG” mode (#2) to “JTAG enabled” mode (#3). In all other security modes (#1, #3, and #4), this “bypass secure JTAG” eFuse has no effect.

This fuse allows to permanently open up the JTAG access for field return parts, without the need to pass via the challenge-response mechanism after each reset, or use software enabling on JTAG. If the part should go back into the field, a second fuse, “re-enable secure JTAG”, can be burned, and the device is reverted back to “secure JTAG” mode (#2). This “re-enable secure JTAG” fuse can also be used to disable the “bypass secure JTAG” feature, in case this might pose a security risk.

The “bypass secure JTAG” fuse poses a potential security risk, and burning this fuse is thus strongly restricted:

- Burning is not possible via external pins.
- Burning is only possible, after successfully passing the challenge-response test, even in the case of an external boot. This is true independent of whether the burning is initiated via software, or via JTAG/ICE.

The “re-enable secure JTAG” fuse can be burned without any security restrictions, as it never lowers the security level.

44.6.5 Software-Enabled JTAG

To increase the flexibility of the SJC, an option to enable the JTAG via software is added and is available only in Secure JTAG mode. This feature can be permanently blocked by burning the dedicated eFuse. By writing to SW_*JTAG_EN* bit in the system control module (IIM), the JTAG will be opened, regardless of its security mode. It is the responsibility of the HAB (High Assurance Boot) software to assert or negate this bit. The *JTAG_SW_LOCK* bit of the system control (IIM) makes sure that only the HAB will be able to set the SW_*JTAG_EN* bit. When *JTAG_SW_LOCK* sets, no future change of SW_*JTAG_EN* is possible, unless after asserting POR (power-on-reset). The HAB sets the *JTAG_SW_LOCK* bit before transferring control to the application code. It is also automatically set whenever the device transitions into a non-secure state. Through this means, the HAB ensures that only it may modify SW_*JTAG_EN*. The *JTAG_SW_LOCK* is write only, and sticky bit. It can only be cleared through POR.

The S/W JTAG enable allows JTAG enabling without activating the challenge-Response mechanism (which requires JTAG access tool enhancement or special H/W). The JTAG S/W enable doesn’t allow debug in case of boot or memory fault as it requires reset before entering debug.

NOTE

The S/W enabled JTAG feature reduces the overall security level of the system as it relies on S/W protections. If this feature is not required, it is strongly recommended to burn a dedicated eFuse which disables this feature.

44.6.6 ETM Kill Trace

The kill trace signal disables any output from the ETM module. The ETM can be accessed via JTAG port and by direct software address. When JTAG port access is blocked the kill trace signal is active, and the trace module’s output is blocked. This action is intended to block any attempt to break into the system via ETM software configuration. When active, the kill trace signal prevents trace output even in case where it can be activated via chip pin.

The “kill trace” feature needs to be activated by burning a dedicated eFuse. If the fuse is left intact, “kill trace” will never be activated as seen in Figure 44-14.



Figure 44-14. Kill Trace eFuse

The kill trace signal is asserted when the ipt_enable_kill_trace_fuse is burned and the ipt_secur_block signal in SJC is asserted, which in turn occurs when at least one of the following is true:

- “iim_fuses_latched” signal come from IIM to Secure JTAG is not asserted which tells that Secure JTAG can’t consider fuses values to be valid
- Mode #2 (Secure JTAG) and no code has been entered
- Mode #2 (Secure JTAG) with burned “Bypass” and “Re-enable” fuses
- Mode #2 (Secure JTAG) with incorrect response entered
- Mode #1 (No debug)
- “trst_b” signal is active
- POR has not ever been asserted

44.6.7 External Boot Fuse

External boot can be a security hazard. Using external boot, it is possible to run any code without having it passes the authentication checks. However, sometimes, external boot is required in debug processes. The purpose of the external boot eFuse is to disable the external boot feature. When burned (intact if laser fuse is used instead of eFuse), no external boot is possible. If external boot enabled (by the fuse, and configured via boot mode pins, all JTAG features are enabled for all JTAG security modes.

44.7 Functional Description

44.7.1 Cores Static Debug

The SJC interfaces with cores on the same die: an ARM core with ETM real-time trace interface, and an SDMA RISC machine.

A SoC JTAG TAP controller fully compatible with the IEEE1149.1a-2001 IEEE Standard Test Access Port and Boundary Scan Architecture specification is implemented at the top level.

The core has an integrated JTAG interface and a TAP controller to manage its own ICE. Also it can access an embedded trace ETM interface, see ARM core and ETM Technical reference guide for more information.

The SDMA has a TAP controller to manage its own OnCE but is a JTAG free core, see SDMA OnCE specification for more information.

While the JTAG port provides board test capability, the OnCE and ICE ports provide emulation and debug capability to the user. The JTAG port conforms to the IEEE1149.1a-2001 IEEE Standard Test Access Port and Boundary Scan Architecture specification defined by the Join Test Action Group (JTAG). The TAP (test access port) uses a boundary scan technique to test the interconnections between integrated circuits after they are assembled onto a printed circuit board. Boundary scan allows a tester to observe and control signal levels at each component pin through a shift register placed next to each pin. This is important for testing continuity and determining if pins are stuck at a one or zero level.

The OnCE and ICE provide a mean of interacting with the cores and their peripherals non-intrusively so that a user may examine registers, memories to facilitate hardware and software development.

44.7.2 Reset Mechanism

In real applications, initialization is performed by the analog internal POR. On the tester, initialization is performed through $\overline{\text{TRST}}$ and RESET_IN.

NOTE

- Asserting $\overline{\text{TRST}}$ in any scan mode will reset the TCR. The test mode configuration is lost, and the default TAP is selected.
- The SMC generates an IEEE reset signal to the CCM when in one of the IEEE modes HIGHZ or EXTEST. This signal generate a system reset to the cores until exit from one of these modes.
- The TAP Selection Block generates Once/ICE reset (either $\overline{\text{TRST}}$ if implemented or other) when its TAP state reaches Test-Logic-Reset (meaning that TAP accessed has also reached Test-Logic-Reset).
- When the secure JTAG controller is in scan mode, reset lines are controlled from RESET_IN for manufacturing test purposes.

44.8 Initialization/Application Information

WARNING

The control afforded by the output enable signals using the boundary scan register and the EXTEST instruction requires a compatible circuit-board test environment to avoid configurations that are destructive to the device. The user is responsible to avoid situations in which the secure JTAG controller output drivers are enabled into actively driven networks.

There are two constraints related to the JTAG interface:

- Ensure that the JTAG test logic is kept transparent to the system logic by forcing TAP into the Test-Logic-Reset controller state. During power-up, SJC's internal TRST is asserted as IC's POR is asserted, which forces the TAP controller into this state. After that, if TMS either remains unconnected or is connected to VCC, then the TAP controller cannot leave the Test-Logic-Reset state, regardless of the state of TCK.
- DE_B is an IO pin with pullup, and care must be taken with the direction when driving this signal.

Chapter 45
Shared Peripheral Bus Arbiter (SPBA)

45.1 Introduction

The shared peripheral bus arbiter (SPBA) is a three-to-one IP line interface (IP-Bus) arbiter, with a resource locking mechanism. The masters can access up-to thirty one shared peripherals through the SPBA.

Figure 45-1 shows the SPBA block diagram and details of the out-of-band signals routing.



Figure 45-1. SPBA Block Diagram

45.2 Overview

The shared peripheral bus arbiter (SPBA) is a three-to-one IP interface (IP-Bus) arbiter. Three masters arbitrate for shared peripherals access through the SPBA.

The SPBA functions include the following:

- The IP bus line switches a master to one peripheral.
- The Masters arbiter arbitrates between the three masters to solve concurrent access or restricted access to peripherals.
- The Control Registers and Ownership Control, including a set of registers that are reachable through software, permits the access scheme definition to each peripheral (Resource Ownership and Access Control).

The SPBA generates signals usable for the external steering logic of interrupts and DMA signals.

45.3 Features

The SPBA includes the following features:

- Three IP bus masters arbitration, master A, master B and master C,
- Support for DMA masters.
- 32 bits data,
- Supports up to 31 shared peripherals, each consuming 16 Kilobytes of address space,
- SPBA can be considered as the 32th peripheral, used for resource ownership and access control mechanism to the 31 peripherals,
- Provides 31 sets of Out of Band Steering Control (obsc) signals to the off-module steering logic,
- Operating frequency up to 67 MHz,
- clocks: ipg_clk, ipg_clk_s.

45.4 Modes of Operation

SPBA behavior is transparent when accessing a peripheral, and it can distinguish different modes of operation:

- **Reset/Abort:**

  The SPBA has a hardware reset which initialize all registers, arbitration and PRR (peripherals rights registers).

  Additionally, an abort signal input is provided allowing each master to abort their current access and release their ownership (in case of master reset sequence,...).
- **Functional:**

  Once a master request is granted, its IP-Bus signals are steering to the requested peripheral.
- **Standby:**

  No clock needed. The SPBA needs clocks only during: access to the PRRs, arbitration and abort phases. It generates two clock enable signals indicating when the clocks must be provided.
- **Configuration:**

  This is the phase where a master is accessing the SPBA PRRs. Indeed, SPBA memory mapped registers are seen as a shared peripheral.

45.5 Memory Map/Register Definition

The following section describes the memory maps and detailed descriptions of all registers which are accessible to the end user within and through SPBA.

45.5.1 Memory Map

From a master side, the absolute address of one peripheral memory map registers is accessible by setting the **<master>_ips_addr[24:0]**:

- **<master>_ips_addr[24:19]** to the SPBA master base address (defined by top level parameters SPBA_<MASTER>_BASE_ADDR),
- **<master>_ips_addr[18:14]** to one of the 32 IPS peripherals (including SPBA). See Table 45-2.
- **<master>_ips_addr[13:0]** to one of the 16-Kbyte memory-mapped registers (16 Kbytes only if accessing to a shared peripheral, not the same for SPBA PRR access)

Table 45-2 describes the absolute memory mapped address range for each IPS peripheral accessible through the SPBA for one master. (This does not include the **<master>_ips_addr[24:19]** bits.)

Table 45-2. Peripherals Absolute Address

Peripheral	<master>_ips_addr[18:0] Start Address	<master>_ips_addr[18:0] End Address [1]
Peripheral 0	{5'b0_0000, 14'b00_0000_0000_0000}	{5'b0_0000, 14'b11_1111_1111_1111}
Peripheral 1	{5'b0_0001, 14'b00_0000_0000_0000}	{5'b0_0001, 14'b11_1111_1111_1111}
Peripheral 2	{5'b0_0010, 14'b00_0000_0000_0000}	{5'b0_0010, 14'b11_1111_1111_1111}
Peripheral 3	{5'b0_0011, 14'b00_0000_0000_0000}	{5'b0_0011, 14'b11_1111_1111_1111}
Peripheral 4	{5'b0_0100, 14'b00_0000_0000_0000}	{5'b0_0100, 14'b11_1111_1111_1111}
Peripheral 5	{5'b0_0101, 14'b00_0000_0000_0000}	{5'b0_0101, 14'b11_1111_1111_1111}
Peripheral 6	{5'b0_0110, 14'b00_0000_0000_0000}	{5'b0_0110, 14'b11_1111_1111_1111}
Peripheral 7	{5'b0_0111, 14'b00_0000_0000_0000}	{5'b0_0111, 14'b11_1111_1111_1111}
Peripheral 8	{5'b0_1000, 14'b00_0000_0000_0000}	{5'b0_1000, 14'b11_1111_1111_1111}
Peripheral 9	{5'b0_1001, 14'b00_0000_0000_0000}	{5'b0_1001, 14'b11_1111_1111_1111}
Peripheral 10	{5'b0_1010, 14'b00_0000_0000_0000}	{5'b0_1010, 14'b11_1111_1111_1111}
Peripheral 11	{5'b0_1011, 14'b00_0000_0000_0000}	{5'b0_1011, 14'b11_1111_1111_1111}
Peripheral 12	{5'b0_1100, 14'b00_0000_0000_0000}	{5'b0_1100, 14'b11_1111_1111_1111}
Peripheral 13	{5'b0_1101, 14'b00_0000_0000_0000}	{5'b0_1101, 14'b11_1111_1111_1111}
Peripheral 14	{5'b0_1110, 14'b00_0000_0000_0000}	{5'b0_1110, 14'b11_1111_1111_1111}
Peripheral 15	{5'b0_1111, 14'b00_0000_0000_0000}	{5'b0_1111, 14'b11_1111_1111_1111}
Peripheral 16	{5'b1_0000, 14'b00_0000_0000_0000}	{5'b1_0000, 14'b11_1111_1111_1111}
Peripheral 17	{5'b1_0001, 14'b00_0000_0000_0000}	{5'b1_0001, 14'b11_1111_1111_1111}
Peripheral 18	{5'b1_0010, 14'b00_0000_0000_0000}	{5'b1_0010, 14'b11_1111_1111_1111}
Peripheral 19	{5'b1_0011, 14'b00_0000_0000_0000}	{5'b1_0011, 14'b11_1111_1111_1111}
Peripheral 20	{5'b1_0100, 14'b00_0000_0000_0000}	{5'b1_0100, 14'b11_1111_1111_1111}
Peripheral 21	{5'b1_0101, 14'b00_0000_0000_0000}	{5'b1_0101, 14'b11_1111_1111_1111}

Table 45-2. Peripherals Absolute Address (Continued)

Peripheral	<master>_ips_addr[18:0] Start Address	<master>_ips_addr[18:0] End Address [1]
Peripheral 22	{5'b1_0110, 14'b00_0000_0000_0000}	{5'b1_0110, 14'b11_1111_1111_1111}
Peripheral 23	{5'b1_0111, 14'b00_0000_0000_0000}	{5'b1_0111, 14'b11_1111_1111_1111}
Peripheral 24	{5'b1_1000, 14'b00_0000_0000_0000}	{5'b1_1000, 14'b11_1111_1111_1111}
Peripheral 25	{5'b1_1001, 14'b00_0000_0000_0000}	{5'b1_1001, 14'b11_1111_1111_1111}
Peripheral 26	{5'b1_1010, 14'b00_0000_0000_0000}	{5'b1_1010, 14'b11_1111_1111_1111}
Peripheral 27	{5'b1_1011, 14'b00_0000_0000_0000}	{5'b1_1011, 14'b11_1111_1111_1111}
Peripheral 28	{5'b1_1100, 14'b00_0000_0000_0000}	{5'b1_1100, 14'b11_1111_1111_1111}
Peripheral 29	{5'b1_1101, 14'b00_0000_0000_0000}	{5'b1_1101, 14'b11_1111_1111_1111}
Peripheral 30	{5'b1_1110, 14'b00_0000_0000_0000}	{5'b1_1110, 14'b11_1111_1111_1111}
Peripheral 31	{5'b1_1111, 14'b00_0000_0000_0000}	{5'b1_1111, 14'b11_1111_1111_1111}

[1] One of these peripherals must be defined as the SPBA. The end address range given is not valid for SPBA internal registers. If **<master>_ips_addr[13:0]** is greater than the last PRR location, the SPBA returns a transfer error to the master (see Table 45-4).

45.5.2 SPBA Register Definition

The SPBA control registers (a.k.a Peripheral Right Registers) are mapped as a virtual shared peripheral using by default the **sips_module_en[15]** (or another one using verilog parameter during integration phase) which must not be used for shared IPs.

SPBA can support up to 31 shared peripherals. Each of them has its own Peripheral Right Register (PRR) accessible within the SPBA memory mapped registers, and consists of the **Requesting Master Owner**, the **Resource Owner ID** and the **Resource Access Right** fields (using verilog parameters it can be defined which peripheral is present or not, and so if the corresponding PRR exists or not).

Table 45-3. SPBA PRR Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRRn[1] address = ($BASE[2] + n*4)	R	RMOn														ROIn	
	W																
	R														RARn		
	W																

[1] For n=0 to 31

[2] $BASE = {6'bSPBA_<MASTER>_BASE_ADDR, 5'bx_xxxx, 14'b00_0000_0000_0000}, where 5'bx_xxxx are <master>_ips_addr[18:14] reserved for SPBA registers access.

Table 45-4 details the value of **<master>_ips_addr[13:0]** for master access any of the shared PRR.

Table 45-4. PRR Addresses

Peripheral Rights Registers (SPBA Control Registers)	<master>_ips_addr[13:0] [1]	Comment
Peripheral 0 Rights Registers	14'b00_0000_0000_0000	if MODULE0_PRESENT = 1'b1 & MODULE0_IS_SPBA = 1'b0
Peripheral 1 Rights Registers	14'b00_0000_0000_0100	if MODULE1_PRESENT = 1'b1 & MODULE1_IS_SPBA = 1'b0
Peripheral 2 Rights Registers	14'b00_0000_0000_1000	if MODULE2_PRESENT = 1'b1 & MODULE2_IS_SPBA = 1'b0
Peripheral 3 Rights Registers	14'b00_0000_0000_1100	if MODULE3_PRESENT = 1'b1 & MODULE3_IS_SPBA = 1'b0
Peripheral 4 Rights Registers	14'b00_0000_0001_0000	if MODULE4_PRESENT = 1'b1 & MODULE4_IS_SPBA = 1'b0
Peripheral 5 Rights Registers	14'b00_0000_0001_0100	if MODULE5_PRESENT = 1'b1 & MODULE5_IS_SPBA = 1'b0
Peripheral 6 Rights Registers	14'b00_0000_0001_1000	if MODULE6_PRESENT = 1'b1 & MODULE6_IS_SPBA = 1'b0
Peripheral 7 Rights Registers	14'b00_0000_0001_1100	if MODULE7_PRESENT = 1'b1 & MODULE7_IS_SPBA = 1'b0
Peripheral 8 Rights Registers	14'b00_0000_0010_0000	if MODULE8_PRESENT = 1'b1 & MODULE8_IS_SPBA = 1'b0
Peripheral 9 Rights Registers	14'b00_0000_0010_0100	if MODULE9_PRESENT = 1'b1 & MODULE9_IS_SPBA = 1'b0
Peripheral 10 Rights Registers	14'b00_0000_0010_1000	if MODULE10_PRESENT = 1'b1 & MODULE10_IS_SPBA = 1'b0
Peripheral 11 Rights Registers	14'b00_0000_0010_1100	if MODULE11_PRESENT = 1'b1 & MODULE11_IS_SPBA = 1'b0
Peripheral 12 Rights Registers	14'b00_0000_0011_0000	if MODULE12_PRESENT = 1'b1 & MODULE12_IS_SPBA = 1'b0
Peripheral 13 Rights Registers	14'b00_0000_0011_0100	if MODULE13_PRESENT = 1'b1 & MODULE13_IS_SPBA = 1'b0
Peripheral 14 Rights Registers	14'b00_0000_0011_1000	if MODULE14_PRESENT = 1'b1 & MODULE14_IS_SPBA = 1'b0
Peripheral 15 Rights Registers	14'b00_0000_0011_1100	if MODULE15_PRESENT = 1'b1 & MODULE15_IS_SPBA = 1'b0
Peripheral 16 Rights Registers	14'b00_0000_0100_0000	if MODULE16_PRESENT = 1'b1 & MODULE16_IS_SPBA = 1'b0
Peripheral 17 Rights Registers	14'b00_0000_0100_0100	if MODULE17_PRESENT = 1'b1 & MODULE17_IS_SPBA = 1'b0

Table 45-4. PRR Addresses (Continued)

Peripheral Rights Registers (SPBA Control Registers)	<master>_ips_addr[13:0] [1]	Comment
Peripheral 18 Rights Registers	14'b00_0000_0100_1000	if MODULE18_PRESENT = 1'b1 & MODULE18_IS_SPBA = 1'b0
Peripheral 19 Rights Registers	14'b00_0000_0100_1100	if MODULE19_PRESENT = 1'b1 & MODULE19_IS_SPBA = 1'b0
Peripheral 20 Rights Registers	14'b00_0000_0101_0000	if MODULE20_PRESENT = 1'b1 & MODULE20_IS_SPBA = 1'b0
Peripheral 21 Rights Registers	14'b00_0000_0101_0100	if MODULE21_PRESENT = 1'b1 & MODULE21_IS_SPBA = 1'b0
Peripheral 22 Rights Registers	14'b00_0000_0101_1000	if MODULE22_PRESENT = 1'b1 & MODULE22_IS_SPBA = 1'b0
Peripheral 23 Rights Registers	14'b00_0000_0101_1100	if MODULE23_PRESENT = 1'b1 & MODULE23_IS_SPBA = 1'b0
Peripheral 24 Rights Registers	14'b00_0000_0110_0000	if MODULE24_PRESENT = 1'b1 & MODULE23_IS_SPBA = 1'b0
Peripheral 25 Rights Registers	14'b00_0000_0110_0100	if MODULE25_PRESENT = 1'b1 & MODULE24_IS_SPBA = 1'b0
Peripheral 26 Rights Registers	14'b00_0000_0110_1000	if MODULE26_PRESENT = 1'b1 & MODULE26_IS_SPBA = 1'b0
Peripheral 27 Rights Registers	14'b00_0000_0110_1100	if MODULE27_PRESENT = 1'b1 & MODULE27_IS_SPBA = 1'b0
Peripheral 28 Rights Registers	14'b00_0000_0111_0000	if MODULE28_PRESENT = 1'b1 & MODULE28_IS_SPBA = 1'b0
Peripheral 29 Rights Registers	14'b00_0000_0111_0100	if MODULE29_PRESENT = 1'b1 & MODULE29_IS_SPBA = 1'b0
Peripheral 30 Rights Registers	14'b00_0000_0111_1000	if MODULE30_PRESENT = 1'b1 & MODULE30_IS_SPBA = 1'b0
Peripheral 31 Rights Registers	14'b00_0000_0111_1100	if MODULE31_PRESENT = 1'b1 & MODULE31_IS_SPBA = 1'b0

[1]Any accesses to SPBA inexistent location will generate a <master>_ips_xfr_err

45.6 Detailed Register Diagram

45.6.1 Peripheral Right Register

PRRn[1]	Peripheral Right Register n	Addr $BASE[2] + n*4 Wait State: 0 Access: -

	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT16
	RMOn														ROIn	
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Note:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
														RARn		
TYPE:	r	r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
Note:	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

[1]for n=0 to 31
[2]$BASE = {6'bSPBA_M**X**_BASE_ADDR, 5'bx_xxxx, 14'b00_0000_0000_0000}, where 5'bx_xxxx are the bit [18:14] of master address bus reserved for SPBA access

Figure 45-2. Peripheral Right Register Diagram

RMOn[1:0] — Requesting Master Owner

This 2-bit register field indicates if the corresponding resource is owned by the requesting master or not. This register is reset to 2'b0 if ROI[1:0] = 2'b0.

Table 45-5. RMOn Values

Value	Meaning
00	resource un-owned
10	resource owned by another master
11	resource owned by requesting master

ROIn[1:0] — Resource Owner ID

This 2-bits register field indicates which master (one at a time) can access to the PRR for rights modification. This is a Read-Only register.

Table 45-6. ROIn Values

Value	Meaning
00	un-owned resource
01	resource owned by master A port

Table 45-6. ROIn Values (Continued)

Value	Meaning
10	resource owned by master B port
11	resource owned by master C port

After reset, ROI bits are cleared (“00” -> un-owned resource).
A master performing a write access to the an un-owned PRR will get its ID automatically written into ROI, while modifying RAR bits.
It can then read back the RMO, RAR, ROI bits to make sure RMO returns the right value, ROI bits contain its ID and RAR bits are correctly asserted.
Then no other master (whom ID is different from the one stored in ROI) will be able to modify RAR fields.
Owner master of a peripheral can assert its dead_owner signal, or write 3’b0 in the RAR to release the ownership (ROI[1:0] reset to 2’b0).

RARn[2:0] — Resource Access Right

This 3-bit register field indicates which master can access to the peripheral. From 0 up to 3 masters can have permission to access a resource (all the master can be granted on a peripheral, but only one access at a time will be granted by SPBA).

RARn[0] — Control and Status bit for master A which is connected to port MA,
1 = access to peripheral is granted.
0 = access to peripheral is not allowed.

RARn[1] — Control and Status bit for master B which is connected to port MB,
1 = access to peripheral is granted.
0 = access to peripheral is not allowed.

RARn[2] — Control and Status bit for master C which is connected to port MC,
1 = access to peripheral is granted.
0 = access to peripheral is not allowed.

After reset all RAR registers are set to value 1. So by default all masters have access granted to all the shared peripherals. This is verified until one master modify this default value.

45.7 Functional Description

The following section intends to describe the main features of the SPBA module.

45.7.1 Masters Arbitration

The arbitration mechanism determines which port will control the master port, based on a simple round-robin arbitration scheme.

We can distinguish between different cases:

- Only one master request per different access. So the master is switched to the shared peripheral bus, without arbitration. Figure 45-3 shows the MB request on the global module enable signal, served without wait state.
- If two masters simultaneously access to SPBA, then the last granted master is held-off, using **<master>_ips_xfr_wait** output signal (default value is high). When the master is granted **sips_xfr_wait** from shared IPS peripheral is connected to <master>_ips_xfr_wait outputs.
- If three masters simultaneously access to SPBA, then the last two granted masters are held-off, using their <master>_ips_xfr_wait signal. Figure 45-4 shows the case when the last two accesses granted are MA then MB, and how the requests are used even if they are in the same cycle.
- After reset, at the first multiple access, no master has been granted, thus, the priority is static: Master A (MA), Master B (MB) and last Master C (MC) port.
- No master request. No more master switch to shared peripherals.



Figure 45-3. Example of One Master Request: No SPBA Arbitration;

Figure 45-4 assumes MA and MB have been the last two masters already granted in the previous transfers (MA then MB).



Figure 45-4. Example of Three Master Requests: Masters Already Granted are “Waited”;

45.8 Resource Ownership Control

The Resource Ownership Control controls accesses to the shared peripherals and determines steering of out-of-band signals.

45.8.1 Access Control

45.8.1.1 Peripheral Access

The peripheral access (a.k.a resource access) of the requesting master is given by the corresponding RAR bit of the Peripheral Right Register. It determines if the master has access privilege to the resource. Any attempted access to a resource by a requesting master whose access privilege bit is not set (in the PRR), is terminated with a bus error (**<master>_ips_xfr_err** is asserted by SPBA logic).
The master which owns the resource can lock the peripheral for itself and/or grant other masters access to the peripheral by setting the appropriate bit(s) in the RAR field.



Master B is taking ownership of peripheral 2 by writing 3'b010 in the SPBA peripheral 2 right register (rar field)
This ownership can be checked on obsc2 output as roi2[1:0] = 2'b10 and rar2[2:0] = 3'b010
(obsc2[4:0] = {roi2[1], roi2[0], rar2[2], rar2[1], rar2[0]})

Figure 45-5. Example of One Master B Gaining Ownership of Peripheral 2

45.8.1.2 Peripheral Right Register Access

The ROI bits of the Peripheral Right Register (PRR) determine which master is allowed to make write access to PRR. The identification of the requesting master is compared to the ROI bits of the Peripheral Right Register to determine if the master has ownership of the corresponding register. Any attempted write access to a Peripheral Right Register (PRR) already owned by another master is ignored.

45.8.2 Owner Election

When the peripheral is not owned by any master (i.e ROI=”00”, such as after coming out of reset), the first master to perform successfully a write to the RAR bits of the PRR is granted ownership of the peripheral and its associated PRR.

After writing to the PRR (i.e. RAR bit(s)), the master must read it back to make sure that it was actually granted ownership.

If the RMO field is 2’b11, then the ownership claim is successful. If RMO is 2’b10, then another master claimed ownership before this master was able to complete its write.

This resolves the case in which two or more masters attempt to write the PRR at the same time; only the first master will be granted ownership. However all masters must read the PRR to determine if this case occurred, and if so, whether they were the first master which was actually granted ownership. See Section 45.5.2, “SPBA Register Definition” for more detail on the fields of the PRR.

NOTE

A master that has been granted ownership of the PRR does not automatically have the right access to the peripheral; it must still set its own RAR bits in the PRR to access the peripheral.

45.8.3 Ending Ownership

Ownership may be voluntarily ended by the owning master, or automatically upon assertion of a master-specific dead_owner signal. The former is appropriate for software-controlled yielding of ownership. The latter is appropriate for automatic yielding of ownership when the owner has gone into reset.

45.8.3.1 Hardware Controlled Ownership Ending

When a master gets reset, it clears the ROI bits of the PRRs owned by the corresponding master. When the owner is dead (i.e. owner is in reset), all peripherals previously owned by that master must be changed to the un-owned state.

NOTE

It is the programmer’s responsibility to make sure the peripherals are placed in an appropriate state before ending ownership.

45.8.3.2 Software Controlled Ownership Ending

The ROI bits will be automatically cleared when the master which owns the PRR access right clears (write) the RAR bits. (See Table 45-6.) The master then ends the ownership of the PRR.

45.8.4 The Unowned State

During the time when the peripheral is un-owned (that is, the ROI field contains all 0’s), all masters have full access to it (RAR bits can then be modified by a master if ROI[1:0] = 2’b0). In such cases it is necessary for software to ensure any necessary coherency in the resource, there is no hardware protection.

Chapter 46
Synchronous Serial Interface (SSI)

This chapter presents the synchronous serial interface (SSI) and discusses the architecture, programming model, operating modes, and initialization of SSI.

See Figure 46-1 for an illustration of the SSI block diagram. It consists of control registers to set up the port, status register, separate transmit and receive circuits with FIFO registers, and separate serial clock and frame sync generation for the transmit and receive sections. The second set of Tx and Rx FIFOs, replicates the logic used for the first set of FIFOs.



Figure 46-1. SSI Block Diagram

46.1 Overview

The SSI is a full-duplex, serial port that allows the chip to communicate with a variety of serial devices. These serial devices can be standard CODer-DECoder (CODECs), Digital Signal Processors (DSPs), microprocessors, peripherals, and popular industry audio CODECs that implement the inter-IC sound bus standard (I^2S) and Intel AC97 standard.

SSI is typically used to transfer samples in a periodic manner. The SSI consists of independent transmitter and receiver sections with independent clock generation and frame synchronization.

46.1.1 Features

The SSI includes the following features:

- Independent (asynchronous) or shared (synchronous) transmit and receive sections with separate or shared internal/external clocks and frame syncs, operating in Master or Slave mode.
- Normal mode operation using frame sync
- Network mode operation allowing multiple devices to share the port with as many as thirty-two time slots
- Gated Clock mode operation requiring no frame sync
- 2 sets of Transmit and Receive FIFOs. Each of the four FIFOs is 15x32 bits. The two sets of Tx/Rx FIFOs can be used in Network mode to provide 2 independent channels for transmission and reception
- Programmable data interface modes such like I2S, LSB, MSB aligned
- Programmable word length (8, 10, 12, 16, 18, 20, 22 or 24 bits)
- Program options for frame sync and clock generation
- Programmable I2S modes (Master, Slave or Normal). Oversampling clock, ccm_ssi_clk available as output from SRCK in I2S Master mode
- AC97 support
- Completely separate clock and frame sync selections for the receive and transmit sections. In AC97 standard, the clock is taken from an external source and frame sync is generated internally.
- External ccm_ssi_clk input for use in I2S Master mode. Programmable oversampling clock (ccm_ssi_clk) of the sampling frequency available as output in master mode at SRCK, when operated in sync mode.
- Programmable internal clock divider
- Time Slot Mask Registers for reduced CPU overhead (for Tx and Rx both)
- SSI power-down feature
- Programmable wait states for CPU accesses
- IP Interface for register accesses, compatible to SRS 3.0.2 standard

46.1.2 Modes of Operation

SSI has the following basic operating modes.

- Normal mode
  - — Asynchronous protocol
  - — Synchronous protocol
- Network mode
  - — Asynchronous protocol

  - Synchronous protocol
- Gated Clock mode
  - Synchronous protocol only

These modes can be programmed by several bits in the SSI control registers. See Table 46-1 for the list of SSI operating modes and some of the typical applications in which they can be used:

Table 46-1. SSI Operating Modes

TX, RX Sections	Serial Clock	Mode	Typical Application
Asynchronous	Continuous	Normal	Multiple synchronous CODECs
Asynchronous	Continuous	Network	TDM CODEC or DSP networks
Synchronous	Continuous	Normal	Multiple synchronous CODECs
Synchronous	Continuous	Network	TDM CODEC or DSP network
Synchronous	Gated	Normal	SPI-type devices; DSP to MCU

The transmit and receive sections of the SSI can be synchronous or asynchronous. In Synchronous mode, the transmitter and the receiver use a common clock and frame synchronization signal. Masking of slots for Transmit and Receive section can differ in synchronous mode. Also the shifting of data in independent and for receive section depends on RXBIT0 and RSHFD bits in SRCR register. In Asynchronous mode, the transmitter and receiver each has its own clock and frame synchronization signals.

Normal or Network mode can be selected. In Normal mode, the SSI functions with one data word of I/O per frame. In Network mode, any number from two to thirty-two data words of I/O per frame can be used. Network mode is typically used in star time division multiplex networks with other processors or CODECs, allowing interface to time division multiplexed networks without additional logic. Gated clock mode option can be selected in Normal synchronous mode only. During Gated-mode the clock is not-continuous and runs only during data-transmission. These distinctions result in the basic operating modes that allow the SSI to communicate with a wide variety of devices.

The SSI supports both Normal and Network modes, and these can be selected independently of whether the transmitter and receiver are synchronous or asynchronous. Typically these protocols are used in a periodic manner, where data is transferred at regular intervals, such as at the sampling rate of an external CODEC. Both modes use the concept of a frame. The beginning of the frame is marked with a frame sync when programmed with continuous clock. The frame sync occurs at a periodic interval. The length of the frame is determined by the DC[4:0] bits in either the SRCCR or STCCR register, depending on whether data is being transmitted or received. The number of words transferred per frame depends on the mode of the SSI.

In Normal mode, one data word is transferred per frame. In Network mode, the frame is divided into anywhere between two and thirty-two time slots, where in each time slot one data word can optionally be transferred.

Apart from the above basic modes of operation, SSI supports the following modes which require some specific programming.

- I2S mode

- AC97 mode
  - AC97 Fixed mode
  - AC97 Variable mode

In (non-I2S) slave modes (external frame sync), the programmed word length setting of the SSI should be equal to the word length setting of the master. In I2S slave mode, the programmed word length setting of the SSI can be lesser than or equal to the word length setting of the I2S master (external CODEC).

In slave modes, the programmed frame length setting (DC bits) of the SSI can be lesser than or equal to the frame length setting of the master (external CODEC).

The following sections provide detailed descriptions of the above modes.

46.1.2.1 Normal Mode

Normal mode is the simplest mode of the SSI. It is used to transfer data in one time slot per frame. A time slot is a unit of data and the WL[3:0] bits define the number of bits in a time slot. In Continuous Clock mode, a frame sync occurs at the beginning of each frame. The length of the frame is determined by the following factors:

- The period of the Serial Bit Clock (DIV2, PSR, PM[7:0] bits for internal clock or the frequency of the external clock on the STCK port)
- The number of bits per time slot (WL[3:0] bits)
- The number of time slots per frame (DC[4:0] bits)

If Normal mode is configured with more than one time slot per frame, data is transferred only in the first time slot. No data is transferred in subsequent time slots. In Normal mode, DC[4:0] values corresponding to more than a single time slot in a frame, only results in lengthening of the frame.

46.1.2.1.1 Normal Mode Transmit

The conditions for data transmission from the SSI in Normal mode are:

- SSI Enabled (SSIEN = 1)
- Write data to Transmit Data Register (STX)
- Transmitter Enabled (TE = 1)
- Frame sync active (for continuous clock case)
- Bit clock begins

When the above conditions occur in Normal mode, the next data word is transferred into the Transmit Shift Register (TXSR) from the Transmit Data Register 0 (STX0), or from the Transmit FIFO 0 Register, if transmit FIFO 0 is enabled. The new data word is transmitted on arrival of frame-sync preceded by clocks in continuous clock mode. In gated external mode, data word in transmitted on arrival of frame-sync. In gated-internal mode, data word is transmitted whenever data is available in Tx-FIFO.

If Transmit FIFO 0 is not enabled and the transmit data register empty enable (TDE0_EN) and transmit interrupt enable (TIE) bits are set, transmit interrupt occurs when the word in SSI_STX0 is shifted to Transmit Shift (TXSR) register for shifting.

If Transmit FIFO 0 is enabled and the transmit fifo full enable (TFF0_EN) and transmit interrupt enable (TIE) bits are set, transmit interrupt occurs when the number of empty slots in Transmit Fifo 0 exceed or are equal to the selected threshold value i.e. Transmit Fifo 0 Watermark (TFWM0) value. If transmit FIFO 0 is enabled and filled with data, 15 data words can be transferred before the core must write new data to the STX0 register.

The STXD port is disabled except during the data transmission period. For a continuous clock, the optional frame sync output and clock outputs are not disabled, even if both receiver and transmitter are disabled.

46.1.2.1.2 Normal Mode Receive

The conditions for data reception from the SSI are:

- SSI enabled (SSIEN = 1)
- Receiver enabled (RE = 1)
- Frame sync active (for continuous clock case)
- Bit clock begins

With the above conditions in Normal mode with a continuous clock, each time the frame sync signal is generated (or detected) a data word is clocked in. With the above conditions and a gated clock, each time the clock begins, a data word is clocked in.

If Receive FIFO 0 is not enabled and Receive Interrupt enable (RIE) and Received Data 0 Ready enable (RDR0_EN) bits are set, receive interrupt occurs when received data word is transferred from the Receive Shift Register (RXSR) to the Receive Data Register 0 (SRX0) thus setting the Receive Data Ready 0 (RDR0) flag.

If Receive FIFO 0 is enabled, and Receive Interrupt enable (RIE) and Received Fifo 0 full enable (RDR0_EN) bits are set, receive interrupt occurs when the received data word is transferred to the Receive FIFO 0 and Receive FIFO 0 reaches the selected threshold and results in Receive FIFO Full 0 (RFF0) flag to get set.

The core program has to read the data from the Receive Data Register 0 (SRX0) (in case Receive FIFO0 is disabled) before a new data word is transferred from the Receive Shift Register (RXSR), otherwise the Receive Overrun Error 0 (ROE0) bit is set. If receive FIFO 0 is enabled, the Receive Overrun Error 0 (ROE0) bit is set when the Receive FIFO 0 data level reaches the selected threshold and a new data word is ready to be transferred to the Receive FIFO 0.

See Figure 46-2 for illustration of transmitter and receiver timing for an 8-bit word in the first time slot in Normal mode, continuous clock with a late word length frame sync. The Tx Data register is loaded with the data to be transmitted. On arrival of the clock, this data is transferred to the Transmit Shift Register which gets transmitted on arrival of the frame-sync on the STXD output. Simultaneously, the Receive Shift Register shifts in the received data available on the SRXD input and at the end of the time slot, this data is transferred to the Rx Data Register.



Figure 46-2. Normal Mode Timing—Continuous Clock

Figure 46-3 shows a similar case for internal (SSI generates clock) gated clock mode and Figure 46-4 shows a case for external (SSI receives clock) gated clock mode.

NOTE

A pull-down resistor is required in the gated clock case because the clock port is disabled between transmissions.

The Tx Data register is loaded with the data to be transmitted. On arrival of the clock, this data is transferred to the Transmit Shift Register which gets transmitted on arrival of the frame-sync on the STXD output. Simultaneously, the Receive Shift Register shifts in the received data available on the SRXD input and at the end of the time slot, this data is transferred to the Rx Data Register. In case of Internal Gated clock mode, the Tx Data line and clock output port are put in the high-impedance state at the end of transmission of the last bit (at the completion of the complete clock cycle), whereas, in External Gated clock mode, the Tx Data line is tri-stated at the last inactive edge of the incoming bit clock (during the last bit in a data word).



Figure 46-3. Normal Mode Timing—Internal Gated Clock



Figure 46-4. Normal Mode Timing—External Gated Clock

46.1.2.2 Network Mode

Network mode is used for creating a Time Division Multiplexed (TDM) network, such as a TDM CODEC network or a network of DSPs. In Continuous Clock mode, a frame sync occurs at the beginning of each frame. In this mode, the frame is divided into more than one time slot. During each time slot, one data word can be transferred. Each time slot is then assigned to an appropriate CODEC or DSP on the network. The DSP can be a master device that controls its own private network, or a slave device that is connected to an existing TDM network and occupies a few time slots.

The frame sync signal indicates the beginning of a new data frame. Each data frame is divided into time slots and transmission and/or reception of one data word can occur in each time slot (rather than in just the frame sync time slot as in Normal mode). The frame rate dividers, controlled by the DC[4:0] bits, select two to thirty-two time slots per frame. The length of the frame is determined by the following factors:

- The period of the serial bit clock (PSR, PM[7:0] bits for internal clock, or the frequency of the external clock on the STCK port)
- The number of bits per sample (WL[3:0] bits)
- The number of time slots per frame (DC[4:0] bits)

In Network mode, data can be transmitted in any time slot. The distinction of the Network mode is that each time slot is identified with respect to the frame sync (data word time). This time slot identification allows the option of transmitting data during the time slot by writing to the STX registers or ignoring the time slot as determined by STMSK register bits. The receiver is treated in the same manner and received data is only transferred to the receive data register/fifo if the corresponding time slot is enabled (through SRMSK).

By utilizing the STMSK and SRMSK registers, software only has to service the SSI during valid time slots. This eliminates any overhead associated with unused time slots. See Section 46.3.3.20, “SSI Transmit Time Slot Mask Register (STMSK),” and Section 46.3.3.21, “SSI Receive Time Slot Mask Register (SRMSK),” for more information on STMSK and SRMSK.

In the Two-Channel mode of operation, the second set of Transmit and Receive FIFOs and Data Registers are used to create two separate channels. These channels are completely independent, with a their own set of Core interrupts and DMA requests, which are identical to the ones available for the default channel. In this mode, data is transmitted/received in enabled time slots alternately from/to FIFO 0 and FIFO 1, starting from FIFO 0. The first data word is taken from FIFO 0 and transmitted in the first enabled time slot and subsequently, data is loaded from FIFO 1 and FIFO 0 alternately and transmitted. Similarly, the first received data is sent to FIFO 0 and subsequent data is sent to FIFO 1 and FIFO 0 alternately. Time slots can be selected through the Transmit and Receive Time Slot Mask registers (STMSK and SRMSK). For using this mode of operation, the TCH_EN bit (SCR[8]) needs to be set.

46.1.2.2.1 Network Mode Transmit

The transmit portion of SSI is enabled when the SSIEN and the TE bits in the SCR are both set. However, for continuous clock, when the TE bit is set, the transmitter is enabled only after detection of a new frame sync (transmission starts from the next frame boundary).

Normal start-up sequence for transmission is to perform the following:

1. Enable Network Mode.
2. Enable SSI
3. Write the data to be transmitted to the STX register. This clears the TDE flag
4. Set the TE bit to enable the transmitter on the next frame boundary (for continuous clock case).
5. Enable transmit interrupts.

(Alternatively, the programmer may decide not to transmit in a time slot by configuring the STMSK.) TDE flag is cleared as data is shifted from STX register to TXSR, but the STXD port remains disabled during

the time slots. When the next frame sync is detected or generated (continuous clock), the data word in TXSR and is shifted out (transmitted). When the STX register is empty, the TDE bit is set, which causes a transmitter interrupt (in case the FIFO is disabled) to be sent if the TIE bit is set. Software can poll the TDE bit or use interrupts to reload the STX register with new data for the next time slot. Failing to reload the STX register before the TXSR is finished shifting (empty) causes a transmitter underrun and the TUE error bit is set. In case the FIFO is enabled, the TFE flag is set in accordance with the watermark setting and this flag causes the transmitter interrupt to occur.

The operation of clearing the TE bit disables the transmitter after completion of transmission of the current frame. Setting the TE bit enables transmission from the next frame. During that time the STXD port is disabled. The TE bit should be cleared after the TDE bit is set to ensure that all pending data is transmitted.

To summarize, the Network mode transmitter generates interrupts every enabled time slot (when FIFO is disabled) and requires the core program to respond to each enabled time slot. These responses from the core are one of the following:

- Write data in data register to enable transmission in the next time slot.
- Configure the time slot register to disable transmission in the next time slot (unless time slot is already masked by STMSK register bit).
- Do nothing—transmit underrun occurs at the beginning of the next time slot and the previous data is re-transmitted.

In the Two-Channel mode of operation, both the channels (Data Registers, FIFOs, Interrupts and DMA requests) operate in the same manner, as described above. The only difference in case of the second channel is that the Interrupts related to this channel are generated only in case this mode of operation is selected (TDE1 is low by default).

46.1.2.2.2 Network Mode Receive

The receiver portion of the SSI is enabled when both the SSIEN and the RE bits in the SCR are set. However, the receive enable only takes place during that time slot if RE is enabled before the second to last bit of the word. If the RE bit is cleared, the receiver is disabled at the end of the current frame. SSI is capable of finding the start of the next frame automatically. When the word is completely received, it is transferred to the SRX register, which sets the RDR bit (Receive Data Ready). Setting the RDR bit causes a receive interrupt to occur if the receiver interrupt is enabled (the RIE bit is set) and (Receive data ready enable) RDR_EN bit is set. The second data word (second time slot in the frame), begins shifting in immediately after the transfer of the first data word to the SRX register. The core program has to read the data from the Receive Data Register (which clears RDR) before the second data word is completely received (ready to transfer to RX data register) or a receive overrun error occurs (the ROE bit is set).

An interrupt can occur after the reception of each enabled data word or the programmer can poll the RDR flag. The core program response can be one of the following:

- Read RX and use the data.
- Read RX and ignore the data.
- Do nothing—the receiver overrun exception occurs at the end of the current time slot.

NOTE

For a continuous clock, the optional frame sync output and clock output signals are not affected, even if the transmitter or receiver is disabled. TE and RE do not disable the bit clock or the frame sync generation. To disable the bit clock and the frame sync generation, the SSIEN bit in the SCR can be cleared or TFR_CLK_DIS/RFR_CLK_DIS bits can be set, or the port control logic external to the SSI (for example, in the IOMUX) can be re configured.

In the Two-Channel mode of operation, both the channels (Data Registers, FIFOs, Interrupts and DMA requests) operate in the same manner, as described above. The only difference in case of the second channel is that the Interrupts related to this channel are generated only in case this mode of operation is selected.

The transmitter and receiver timing for an 8-bit word with continuous clock, FIFO disabled, three words per frame sync in Network mode is shown in Figure 46-5, “Network Mode Timing—Continuous Clock.”

NOTE

The transmitter repeats the value 0x5E because of an underrun condition

For the receive section, data received on the SRXD pin gets transferred to the Rx Data register at the end of each time slot. If the FIFO is disabled, the RDR flag gets set and causes a receiver interrupt if RE, RIE and RDR_EN bits are set. If the FIFO is enabled, then the RFF flag is used for interrupt generation (this flag is set in accordance with the watermark settings). Here all time slots are enabled. The receive data ready flag is set after reception of the first data (0x55). Since the flag is not cleared (Rx Data Register is not read by core), the Receive Overrun Error (ROE) flag is set on reception of the next data (0x5E). ROE flag is cleared on writing ‘1’ to the corresponding interrupt status bit in SSI Status Register.



Note: Processor must write ‘1’ to the corresponding TUE/ROE Interrupt status bit in SISR to clear TUE/ROE Interrupt.

Figure 46-5. Network Mode Timing—Continuous Clock

46.1.2.3 Gated Clock Mode

Gated Clock mode is often used to hook up to SPI-type interfaces on Micro controller Units (MCUs) or external peripheral chips. In Gated Clock mode, the presence of the clock indicates that valid data is on the STXD or SRXD ports. For this reason, no frame sync is needed in this mode. Once transmission of data has completed, the clock is pulled to the inactive state. Gated clocks are allowed for both the transmit and receive sections with either internal or external clock in Normal mode. Gated clocks are not allowed in Network mode. See Table 46-5, “Clock Pin Configurations,” for SSI configuration for gated-mode operation.

The clock runs when the TE bit and/or the RE bit are appropriately enabled. For the case of internally generated clock, all internal bit clocks, word clocks, and frame clocks continue to operate. When a valid

time slot occurs (such as the first time slot in Normal mode), the internal bit clock is enabled onto the appropriate clock port. This allows data to be transferred out in periodic intervals in Gated Clock mode. With an external clock, the SSI waits for a clock signal to be received. Once the clock begins, valid data is shifted in. Care should be taken to clear all DC bits (0x00000) when SSI is used in Gated mode. In gated mode of operation the TFS, RFS, TLS, RLS, TFRC and RFRC bits of AISR register are not generated.

For Gated clock operated in external clock mode, a proper clock signalling must be applied to the SSI STCK in order for it to function properly. When TSCKP is 0, CLK_IST value should be 1. When TSCKP is 1, CLK_IST value should be 0. If the SSI uses rising edge transition to clock data (TSCKP=0) and the falling edge transition to latch data (RSCKP=0), the clock must be in an active low state when idle. If the SSI uses falling edge transition to clock data (TSCKP=1) and the rising edge transition to latch data (RSCKP=1), the clock must be in a active high state when idle. Figure 46-6, through Figure 46-9 illustrate the different edge clocking/latching.



Figure 46-6. Internal Gated Mode Timing - Rising Edge Clocking / Falling Edge Latching



Figure 46-7. Internal Gated Mode Timing - Falling Edge Clocking / Rising Edge Latching



Figure 46-8. External Gated Mode Timing - Rising Edge Clocking / Falling Edge Latching



Figure 46-9. External Gated Mode Timing - Falling Edge clocking / Rising Edge Latching

NOTE

- The bit clock ports must be kept free of timing glitches. If a single glitch occurs, all ensuing transfers will be out of synchronization.
- In case of External Gated Mode, even though the Tx Data line is put in the high-impedance state at the last non-active edge of the bit clock, the round trip delay should be sufficient to take care of hold time requirements at the external receiver.

46.1.2.4 I2S Mode

The SSI is compatible with the I^2S bus specification from Philips Semiconductors (February 1986, Revised June 5, 1996). See Figure 46-10 on "I^2S Mode Timing - Serial Clock, Frame Sync and Serial Data" for an illustration of the basic I2S protocol timing.



Figure 46-10. I2S Mode Timing - Serial Clock, Frame Sync and Serial Data

Select I^2S mode using the options listed in Table 46-2.

Table 46-2. I^2S Mode Selection

I^2S_MODE[1]	I2S_MODE[0]	Mode Type
0	0	Normal mode
0	1	I2S master mode
1	0	I2S slave mode
1	1	Normal mode

In normal mode operation, no register bits are forced to any particular state internally and the user can program the SSI to work in any operating condition.

When I2S modes are entered (I2S master (01) or I2S slave (10)), the following settings are recommended:

- Sync mode (SCR[4] =1)
- Tx shift direction: MSB transmitted first (STCR[4]=0)
- Rx shift direction: MSB received first (SRCR[4]=0)
- Tx data clocked at falling edge of the clock (STCR[3]=1)
- Rx data latched at rising edge of the clock (SRCR[3]=1)
- Tx frame sync active low (STCR[2]=1)
- Rx frame sync active low (SRCR[2]=1)
- Tx frame sync initiated one bit before data is transmitted (STCR[0]=1)
- Rx frame sync initiated one bit before data is received (SRCR[0]=1)
- TX Frame Rate should be 2 i.e. (STCCR[12:8] = 1)
- RX Frame Rate should be 2 i.e. (SRCCR[12:8] = 1)

In I^2S master mode(SCR[6:5]=01), the following additional settings are recommended:

- TXDIR bit (STCR[5]) set to 1 to select internal generated bit clock
- TFDIR bit (STCR[6]) set to 1 to select internal generated frame sync

In I^2S master mode(SCR[6:5]=01), the following settings are internally overridden by the hardware:

- Network mode is selected (SCR[3]=1)
- Tx frame sync length set to one-word-long-frame (STCR[1]=0)
- Rx frame sync length set to one-word-long-frame (SRCR[1]=0)
- Tx shifting w.r.t. bit 0 of TXSR (STCR[9]=1)
- Rx shifting w.r.t. bit 0 of RXSR (SRCR[9]=1)

The user needs to set the following control bits to configure the bit clock and frame sync:

- PM (STCCR[7:0])
- PSR (STCCR[17])
- DIV2(STCCR[18]
- WL (STCCR[16:13]
- DC (STCCR[12:8])

The word length is fixed to 32 in I^2S Master mode and the WL bits determine the number of bits that will contain valid data (out of the 32 transmitted/received bits in each channel). The fixing of word duration as 32 simplifies the relation between oversampling clock (ccm_ssi_clk) and Frame Sync (ccm_ssi_clk becomes an integer multiple of Frame Sync).

In I^2S slave mode(SCR[6:5]=10), the following additional settings are recommended:

- TXDIR bit(STCR[5]) set to 0 to select external generated bit clock
- TFDIR bit(STCR[6]) set to 0 to select external generated frame sync

In I^2S slave mode(SCR[6:5]=10), the following settings are internally overridden by the hardware:

- Normal mode is selected (SCR[3]=0)
- Tx frame sync length set to one-bit-long-frame (STCR[1]=1)
- Rx frame sync length set to one-bit-long-frame (SRCR[1]=1)
- Tx shifting w.r.t. bit 0 of TXSR (STCR[9]=1)
- Rx shifting w.r.t. bit 0 of RXSR (SRCR[9]=1)

The user needs to set the following control bits to configure the data transmission:

- WL (STCCR[16:13])
- DC (STCCR[12:8])

The word length is variable in I^2S slave mode and the WL bits determine the number of bits that will contain valid data. The actual word length is determined by the external CODEC. The external I^2S Master still sends frame sync according to the I^2S protocol (early, word wide and active low), the SSI internally operates so that each frame sync transition is the start of a new frame (the WL bits determine the number of bits to be transmitted/received). After one data word has been transferred, the SSI waits for the next frame sync transition to start operation in the next time slot. Transmit (STMSK) and receive (SRMSK) mask bits should not be used in I^2S Slave mode of operation. Masking is supported only for network mode of operation.

46.1.2.5 AC97 Mode

In AC97 mode of operation, the SSI transmits a 16-bit Tag Slot at the start of a frame and the rest of the slots (in that frame) are all 20-bits wide. The same sequence is followed while receiving data. See the AC97 specification for details regarding transmit and receive sequences and data formats.

Note that the SSI only has one RxDATA pin so the SSI can only support one codec. Secondary codecs are not supported.

When AC97 mode is enabled, the following settings are internally overridden by the hardware. The programmed register values are not changed by entering AC97 mode but they no longer apply to the module’s operation. Writing to the programmed register fields will update their values; these updates can be seen by reading back the register fields. However, these settings will not take effect until AC97 mode is turned off.

The register bits within the bracket are the equivalent settings:

- Sync mode is entered (SCR[4] =1)
- Network mode is selected (SCR[3]=1)
- Tx shift direction is MSB transmitted first (STCR[4]=0)
- Rx shift direction is MSB received first (SRCR[4]=0)
- Tx data is clocked at rising edge of the clock (STCR[3]=0)
- Rx data is latched at falling edge of the clock (SRCR[3]=0)
- Tx frame sync is active high (STCR[2]=0)
- Rx frame sync is active high (SRCR[2]=0)

- Tx frame sync length is one-word-long-frame (STCR[1]=0)
- Rx frame sync length is one-word-long-frame (SRCR[1]=0)
- Tx frame sync initiated one bit before data is transmitted (STCR[0]=1)
- Rx frame sync initiated one bit before data is received (SRCR[0]=1)
- Tx shifting w.r.t. bit 0 of TXSR (STCR[9]=1)
- Rx shifting w.r.t. bit 0 of RXSR (SRCR[9]=1)
- Tx FIFO is enabled (STCR[7]=1)
- Rx FIFO is enabled (SRCR[7]=1)
- TFDIR bit (STCR[6]) is forced to 1 internally to select internal generated frame sync
- TXDIR bit (STCR[5]) is forced to 0 internally to select external generated bit clock

Any alteration of these bits individually will not affect the operational conditions of the SSI unless AC97 mode is deselected.

Hence, the only control bits needed to be set by the user to configure the data transmission/reception are the WL (STCCR[16:13]) and DC (STCCR[12:8]) bits. In AC97 mode, the WL bits can only legally take the values corresponding to 16-bit (truncated data) or 20-bit time slots. In case WL bits are set to select 16-bit time slots, the SSI pads the transmit data (four least significant bits) with zeros and while receiving, stores only the most significant 16 bits in the Rx FIFO.

Follow the sequence for programming the SSI to work in AC97 mode:

1. Program the WL bits to a value corresponding to either 16 or 20 bits. The WL bit setting is only for the data portion of the AC97 frame (Slots #3 through #12). The Tag slot (Slot #0) is always 16 bits wide and the Command Address and Command Data slots (Slots #1 and #2) are always 20 bits wide.
2. Select the number of time slots by programming the DC bits. For AC97 operation, DC bits should be set to a value of ‘0xC’, resulting in 13 time slots per frame.
3. Write data to be transmitted, in Tx FIFO 0 (through Tx Data Register 0) and Tx FIFO 1 while using Two-Channel Mode (TCH_EN = 1).
4. Program the FV, TIF, RD, WR and FRDIV bits in SACNT register
5. Update the contents of SACADD, SACDAT and SATAG (for Fixed mode only) registers
6. Enable the AC97 mode of operation (AC97EN bit in SACNT register)

Once the SSI starts transmitting and receiving data (after being configured in AC97 mode), the programmer needs to service the interrupts, as and when they are raised (updates to command address/data or tag registers, reading of received data and writing more data for transmission). Further details regarding fixed and variable mode implementation are provided in the following sections.

While using AC97 in Two-Channel Mode (TCH_EN=1), it is recommended that the received tag is not stored in the Rx FIFO (TIF=0). In case the programmer needs to update the SATAG register and also issue a RD/WR command (in a single frame), it is recommended that the SATAG register be updated prior to issuing a RD/WR command.

46.1.2.5.1 AC97 Fixed Mode (SACNT[1]=0)

In fixed mode of operation, SSI transmits in accordance with the AC97 Frame Rate Divider bits (i.e. FRDIV in SACNT) which decides the number of frames for which the SSI should be idle, after operating for one frame.

In a valid frame, TAG Value (written by Core) will be transmitted in Slot #0, Command Address will be transmitted in Slot #1 in case of RD/WR Command, and Command Data will be transmitted in Slot #2 in case of a WR Command. The data from TX-FIFO is transmitted in Slot #3 - Slot #12 depending on the valid slots indicated by the TAG value.

While receiving, bit 15 of the TAG Value (Slot #0) is checked to see if the CODEC is ready. If this bit is set, the frame is received. The received TAG provides the information about Slots containing valid data. The the corresponding TAG bit is valid, the Command Address (Slot #1) and Command Data (Slot #2) values are stored in the corresponding registers. The received data (Slot #3 - Slot #12) is then stored in the Rx-FIFO (for valid slots).

46.1.2.5.2 AC97 Variable Mode (SACNT[1]=1)

In Variable Mode, the transmit slots which should contain data in the current frame are determined by SLOTREQ bits received in the previous frame. While receiving, if the CODEC is ready, the frame is received and the SLOTREQ bits (contained in Slot #1) are stored for scheduling transmission in the next frame.

The SACCST, SACCEN and SACCDIS registers helps in determining which transmit slots are active. This information is used to ensure that SSI does not transmit data for powered-down/inactive channels.

46.1.2.6 External Frame and Clock Operation

When applying external frame sync and clock signals to SSI, there should be at least 4-bit clock cycles between the enabling of the transmit or receive section and the rising edge of the corresponding frame sync signal. The transition of STFS or SRFS should be synchronized with the rising edge of external clock signal, STCK or SRCK.

46.1.2.7 Data Alignment Formats Supported

The SSI supports three data formats in order to provide flexibility with handling data. These formats dictate how data is written to (and read from) the data registers. Therefore, data can appear in different places in STX0/1 and SRX0/1 based on the data format and the number of bits per word. Independent data formats are supported for both the transmitter and receiver (that is, the transmitter and receiver can use different data formats).

The supported data formats are:

- MSB alignment
- LSB alignment
  - Zero-extended (receive data only)
  - Sign-extended (receive data only)

With MSB alignment, the most significant byte is bits 31 through 24 of the data register if the word length is larger than or equal to 16 bits. If the word length is less than 16 bits and MSB alignment is chosen, the most significant byte is bits 15 through 8. With LSB alignment, the least significant byte is bits 7 through 0. Data alignment is controlled by the TXBIT0 bit in the STCR and the RXBIT0 bit in the SRCR. See Table 46-3 for the bit assignment for all the data formats supported by the SSI.

Table 46-3. Data Alignment

Format	Bit Number																															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8-bit LSB Aligned																									7	6	5	4	3	2	1	0
8-bit MSB Aligned																	7	6	5	4	3	2	1	0								
10-bit LSB Aligned																							9	8	7	6	5	4	3	2	1	0
10-bit MSB Aligned																	9	8	7	6	5	4	3	2	1	0						
12-bit LSB Aligned																					11	10	9	8	7	6	5	4	3	2	1	0
12-bit MSB Aligned																	11	10	9	8	7	6	5	4	3	2	1	0				
16-bit LSB Aligned																	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
16-bit MSB Aligned	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
18-bit LSB Aligned															17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
18-bit MSB Aligned	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
20-bit LSB Aligned													19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
20-bit MSB Aligned	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
22-bit LSB Aligned											21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
22-bit MSB Aligned	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0										
24-bit LSB Aligned									23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
24-bit MSB Aligned	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								

In addition, receive data can either be zero-extended or sign-extended if LSB alignment is selected. With zero-extension, all bits above the most significant bit are 0's. This format is useful when data is stored in a pure integer format. With sign-extension, all bits above the most

significant bit. This format is useful when data is stored in a fixed-point integer format (which implies fractional values). Receive data extension is controlled by the RXEXT bit in the SRCR. Transmit data used with LSB alignment has no concept of sign/zero-extension. Unused bits above the most significant bit are simply ignored.

When configured in I2S or AC97 mode, the SSI forces the selection of LSB alignment. However, RXEXT still permits a choice between zero-extension and sign-extension.

See Section 46.3.3.10, "SSI Transmit Configuration Register (STCR)," and Section 46.3.3.11, "SSI Receive Configuration Register (SRCR)," for more details on the relevant bits in the STCR and SRCR registers.

46.2 External Signal Description

46.2.1 Overview

The Synchronous Serial Interface (SSI) is connected to chip pads through the Digital Audio Mux (AUDMUX) module or directly as well. See the AUDMUX chapter for programming details of various multiplexing options.

Table 46-4. Signal Properties

Name	Port	I/O	Function	Reset State	Pull up
SRCK	—	I/O	Serial Receive Clock	0	Passive
SRFS	—	I/O	Serial Receive Frame Sync	0	Passive
SRXD	—	I	Serial Receive Data	—	—
STCK	—	I/O	Serial Transmit Clock	0	Passive
STFS	—	I/O	Serial Transmit Frame Sync	0	Passive
STXD	—	O	Serial Transmit Data	0	Passive

46.2.2 Detailed Signal Descriptions

46.2.2.1 SRCK—Serial Receive Clock

The SRCK port can be used as either an input or an output. This clock signal is used by the receiver in asynchronous mode and is always continuos. During synchronous mode, the STCK port is used instead for clocking in data. In SSI synchronous modes, this port can be used as an output port for the oversampling clock, (ccm_ssi_clk) e.g. In I^2S master mode, this port can be used to output ccm_ssi_clk to external CODEC.

46.2.2.2 SRFS—Serial Receive Frame Sync

The SRFS port can be used as either an input or an output. The frame sync is used by the receiver to synchronize the transfer of data. The frame sync signal can be one bit or one word in length and can occur

one bit before the transfer of data or right at the transfer of data. If SRFS is configured as input, the external device should drive SRFS during rising edge of STCK or SRCK.

46.2.2.3 SRXD—Serial Receive Data

The SRXD port is an input and is used to bring serial data into the Receive Data Shift Register.

46.2.2.4 STCK—Serial Transmit Clock

The STCK port can be used as either an input or an output. This clock signal is used by the transmitter and can be either continuous or gated. During Gated Clock mode, data on the STCK port is valid only during the transmission of data, otherwise it is pulled to the inactive state. In Synchronous mode, this port is used by both the transmit and receive sections.

46.2.2.5 STFS—Serial Transmit Frame Sync

The STFS port can be used as either an input or an output. The frame sync is used by the transmitter to synchronize the transfer of data. The frame sync signal can be one bit or one word in length and can occur one bit before the transfer of data or right at the transfer of data. In Synchronous mode, this port is used by both the transmit and receive sections. In Gated Clock mode, frame sync signals are not used. If STFS is configured as input, the external device should drive STFS during rising edge of STCK if TSCKP is +ve edge triggered. The external device should drive STFS during falling edge of STCK if TSCKP is -ve edge triggered.

46.2.2.6 STXD—Serial Transmit Data

The STXD port is an output and transmits data from the Serial Transmit Shift Register. The STXD port is an output port when data is being transmitted and is disabled between data word transmissions and on the trailing edge of the bit clock after the last bit of a word is transmitted.

Figure 46-11, Asynchronous (SYN=0) SSI Configurations—Continuous Clock," and Figure 46-12, "Synchronous SSI Configurations—Continuous and Gated Clock," show the main SSI configurations. These ports support all transmit and receive functions with continuous or gated clock as shown.

NOTE

Gated clock implementations do not require the use of the frame sync ports (STFS and SRFS).



SSI Internal Continuous Clock for TX/RX (RXDIR=1,TXDIR=1,RFDIR=1,TFDIR=1,SYN=0)



SSI External Continuous Clock for TX/RX (RXDIR=0,TXDIR=0,RFDIR=0,TFDIR=0,SYN=0)



SSI Internal Continuous Clock for RX (RXDIR=1, TXDIR=0,RFDIR=1,TFDIR=0, SYN=0)
SSI External Continuous Clock for TX



SSI Internal Continuous Clock for TX (RXDIR=0, TXDIR=1, RFDIR=0, TFDIR=1, SYN=0)
SSI EXternal Continuous Clock for RX

Figure 46-11. Asynchronous (SYN=0) SSI Configurations—Continuous Clock



SSI Internal Continuous Clock (RXDIR=0, TXDIR=1, RFDIR=X, TFDIR=1, SYN=1, SYS_CLK_EN = 1)
SSI I2S Master Mode(I2S_Mode=01, SYS_CLK_EN)



SSI External Continuous Clock (RXDIR=0, TXDIR=0, RFDIR=X, TFDIR=0,SYN=1)
SSI I2S Slave Mode(I2S_Mode=10)



SSI Internal Gated Clock (RXDIR=1, TXDIR=1, SYN=1)



SSI External Gated Clock (RXDIR=1, TXDIR=0, SYN=1)

Figure 46-12. Synchronous SSI Configurations—Continuous and Gated Clock

See Figure 46-13 for an example of the port signals for an 8-bit data transfer. Continuous and gated clock signals are shown, as well as the bit-length frame sync signal and the word-length frame sync signal.



Figure 46-13. Serial Clock and Frame Sync Timing

See Table 46-5 for list of clock pin configurations.

Table 46-5. Clock Pin Configurations

SYN	RXDIR	TXDIR	RFDIR	TFDIR	SRCK	STCK	SRFS	STFS
Asynchronous Mode								
0	0	0	0	0	RCK in	TCK in	RFS in	TFS in
0	0	0	0	1	RCK in	TCK in	RFS in	TFS out
0	0	0	1	0	RCK in	TCK in	RFS out	TFS in
0	0	0	1	1	RCK in	TCK in	RFS out	TFS out
0	0	1	0	0	RCK in	TCK out	RFS in	TFS in

Table 46-5. Clock Pin Configurations (Continued)

SYN	RXDIR	TXDIR	RFDIR	TFDIR	SRCK	STCK	SRFS	STFS
0	0	1	0	1	RCK in	TCK out	RFS in	TFS out
0	0	1	1	0	RCK in	TCK out	RFS out	TFS in
0	0	1	1	1	RCK in	TCK out	RFS out	TFS out
0	1	0	0	0	RCK out	TCK in	RFS in	TFS in
0	1	0	0	1	RCK out	TCK in	RFS in	TFS out
0	1	0	1	0	RCK out	TCK in	RFS out	TFS in
0	1	0	1	1	RCK out	TCK in	RFS out	TFS out
0	1	1	0	0	RCK out	TCK out	RFS in	TFS in
0	1	1	0	1	RCK out	TCK out	RFS in	TFS out
0	1	1	1	0	RCK out	TCK out	RFS out	TFS in
0	1	1	1	1	RCK out	TCK out	RFS out	TFS out
Synchronous Mode								
1	0	0	x	0	-	CK in	-	FS in
1	0	0	x	1	-	CK in	-	FS out
1	0	1	x	0	-	CK out	-	FS in
1	0	1	x	1	-	CK out	-	FS out
1	1	0	x	x	-	Gated in	-	-
1	1	1	x	x	-	Gated out	-	-

46.3 Memory Map and Register Definition

Section 46.3.3, "Register Descriptions," provides the detailed descriptions for all of the SSI registers.

46.3.1 SSI Memory Map

Table 46-7 shows the SSI memory map.

Table 46-7. SSI Memory Map

Address	Register	Access	Reset Value	Section/Page
0xBASE_00 (STX0_)	SSI Transmit Data Register	R/W	0x0000_0000	46.3.3.1/46-30
0xBASE_04 (STX1_)	SSI Transmit Data Register 1	R/W	0x0000_0000	
0xBASE_08 (SRX0_)	SSI Receive Data Register 0	Read-only	0x0000_0000	46.3.3.4/46-35
0xBASE_0C (SRX1_)0xBASE_	SSI Receive Data Register 1	Read-only	0x0000_0000	
0xBASE_10 (SCR)	SSI Control Register	R/W	0x0000_0000	46.3.3.7/46-38
0xBASE_14 (SISR)	SSI Interrupt Status Register	Read-only	0x0000_3003	46.3.3.8/46-40

Table 46-7. SSI Memory Map (Continued)

Address	Register	Access	Reset Value	Section/Page
0xBASE_18 (SIER)	SSI Interrupt Enable Register	R/W	0x0000_3003	46.3.3.9/46-45
0xBASE_1C (STCR)	SSI Transmit Configuration Register	R/W	0x0000_0200	46.3.3.10/46-46
0xBASE_20 (SRCR)	SSI Receive Configuration Register	R/W	0x0000_0200	46.3.3.11/46-48
0xBASE_24 (STCCR)	SSI Transmit Clock Control Register	R/W	0x0004_0000	46.3.3.12/46-50
0xBASE_28 (SRCCR)	SSI Receive Clock Control Register	R/W	0x0004_0000	
0xBASE_2C (SFCSR)	SSI FIFO Control/Status Register	R/W	0x0081_0081	46.3.3.13/46-52
0xBASE_30 (STR)	SSI Test Register[1]	R/W	0x0000_1111	46.3.3.14/46-58
0xBASE_34 (SOR)	SSI Option Register[2]	R/W	0x0000_0000	46.3.3.15/46-60
0xBASE_38 (SACNT)	SSI AC97 Control Register	R/W	0x0000_0000	46.3.3.16/46-61
0xBASE_3C (SACADD)	SSI AC97 Command Address Register	R/W	0x0000_0000	46.3.3.17/46-62
0xBASE_40 (SACDAT)	SSI AC97 Command Data Register	R/W	0x0000_0000	46.3.3.18/46-63
0xBASE_44 (SATAG)	SSI AC97 Tag Register	R/W	0x0000_0000	46.3.3.19/46-63
0xBASE_48 (STMSK)	SSI Transmit Time Slot Mask Register	R/W	0x0000_0000	46.3.3.20/46-64
0xBASE_4C (SRMSK)	SSI Receive Time Slot Mask Register	R/W	0x0000_0000	46.3.3.21/46-65
0xBASE_50 (SACCST)	SSI AC97 Channel Status Register	R	0x0000_0000	46.3.3.22/46-66
0xBASE_54 (SACCEN)	SSI AC97 Channel Enable Register	W	0x0000_0000	46.3.3.23/46-67
0xBASE_58 (SACCDIS)	SSI AC97 Channel Disable Register	W	0x0000_0000	46.3.3.24/46-68

[1]SSI Test Register is intended for debugging purposes only and is not visible to the end user.
[2]SSI Option Register intended for internal use only and is not visible to the end user.

46.3.2 Register Summary

Figure 46-14 shows the key to the register fields and Table 46-8 shows the register figure conventions.



Figure 46-14. Key to Register Fields

Table 46-8. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.

Table 46-8. Register Figure Conventions (Continued)

Convention	Description
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 46-9 shows the SSI register summary.

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xBASE_00 (STX0_)	R	STX0[31:16]															
	W																
	R	STX0[15:0]															
	W																
0xBASE_04 (STX1_)	R	STX1[31:16]															
	W																
	R	STX1[15:0]															
	W																
0xBASE_08 (SRX0_)	R	SRX0[31:16]															
	W																
	R	SRX0[15:0]															
	W																
0xBASE_0C (SRX1_)0xBASE_	R	SRX1[31:16]															
	W																
	R	SRX1[15:0]															
	W																
0xBASE_10 (SCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	SYNC_TX_FS	RFR_CLK_DIS	TFR_CLK_DIS	CLK_IST	TCH_EN	SYS_CLK_EN	I2S MODE[1:0]		SYN	NET	RE	TE	SSI EN
	W																

Table 46-9. SSI Register Summary

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xBASE_14 (SISR)	R	0	0	0	0	0	0	0	RFRC	TFRC	0	0	0	0	CMDAU	CMDDU	RXT
	W																
	R	RDR1	RDR0	TDE1	TDE0	ROE1	ROE0	TUE1	TUE0	TFS	RFS	TLS	RLS	RFF1	RFF0	TFE1	TFE0
	W																
0xBASE_18 (SIER)	R	0	0	0	0	0	0	0	RFRC_EN	TFRC_EN	RDMAE	RIE	TDMAE	TIE	CMDAU_EN	CMDDU_EN	RXT_EN
	W																
	R	RDR1_EN	RDR0_EN	TDE1_EN	TDE0_EN	ROE1_EN	ROE0_EN	TUE1_EN	TUE0_EN	TFS_EN	RFS_EN	TLS_EN	RLS_EN	RFF1_EN	RFF0_EN	TFE1_EN	TFE0_EN
	W																
0xBASE_1C (STCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	TXBIT0	TFEN1	TFEN0	TFDIR	TXDIR	TSHFD	TSCKP	TFSI	TFSL	TEFS
	W																
0xBASE_20 (SRCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	RXEXT	RXBIT0	RFEN1	RFEN0	RFDIR	RXDIR	RSHFD	RSCKP	RFSI	RFSL	REFS
	W																
0xBASE_24 (STCCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV2	PSR	WL3
	W																
	R	WL2	WL1	WL0	DC4	DC3	DC2	DC1	DC0	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
	W																
0xBASE_28 (SRCCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV2	PSR	WL3
	W																
	R	WL2	WL1	WL0	DC4	DC3	DC2	DC1	DC0	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
	W																
0xBASE_2C (SFCSR)	R	RFCNT1[3:0]				TFCNT1[3:0]				RFWM1[3:0]				TFWM1[3:0]			
	W																
	R	RFCNT0[3:0]				TFCNT0[3:0]				RFWM0[3:0]				TFWM0[3:0]			
	W																

Table 46-9. SSI Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xBASE_30 (STR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	TEST	RCK2TCK	RFS2TFS	RXSTATE[4:0]					TXD2RXD	TCK2RCK	TFS2RFS	TXSTATE[4:0]				
	W																
0xBASE_34 (SOR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	CLKOFF	RX_CLR	TX_CLR	INIT	WAIT[1:0]		SYNRST
	W																
0xBASE_38 (SACNT)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	FRDIV[5:0]						WR	RD	TIF	FV	AC97EN
	W																
0xBASE_3C (SACADD)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	SACADD[18:16]		
	W																
	R	SACADD[15:0]															
	W																
0xBASE_40 (SACDAT)	R	0	0	0	0	0	0	0	0	0	0	0	0	SACDAT[19:16]			
	W																
	R	SACDAT[15:0]															
	W																
0xBASE_44 (SATAG)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	SATAG[15:0]															
	W																

Table 46-9. SSI Register Summary (Continued)

Name		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xBASE_48 (STMSK)	R	STMSK[31:0]															
	W																
	R																
	W																
0xBASE_4C (SRMSK)	R	SRMSK[31:0]															
	W																
	R																
	W																
0xBASE_50 (SACCST)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	SACCST[9:0]									
	W																
0xBASE_54 (SACCEN)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W							SACCEN[9:0]									
0xBASE_58 (SACCDIS)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W							SACCDIS[9:0]									
	W																

Table 46-9. SSI Register Summary (Continued)

46.3.3 Register Descriptions

This section consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Details of register bit and field function follow the register diagrams in bit order.

46.3.3.1 SSI Transmit Data Registers 0 & 1 (STX0/1)

See Figure 46-15 for illustration of valid bits in the SSI0 Transmit Data Register and Table 46-10 for description of the bit fields in the register.

0xBASE_00 (STX0_) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	STX0[31:16]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	STX0[15:0]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-15. SSI0 Transmit Data Register

See Figure 46-16 for illustration of valid bits in SSI1 Transmit Data Register and Table 46-10 for description of the bit fields in the register.

0xBASE_04 (STX1_) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	STX1[31:16]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	STX1[15:0]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-16. SSI1 Transmit Data Register

Table 46-10. SSI Transmit Data Register Field Descriptions

Field	Description
31–0 STX0 STX1	SSI Transmit Data. These bits store the data to be transmitted by the SSI. These are implemented as the first word of their respective Tx FIFOs. Data written to these registers is transferred to the Transmit Shift Register (TXSR), when shifting of the previous data is complete. If both FIFOs are in use, data is alternately transferred from STX0 and STX1, to TXSR. Multiple writes to the STX registers will not result in the previous data being over-written by the subsequent data. STX1 can only be used in Two-Channel mode of operation. Protection from over-writing is present irrespective of whether the transmitter is enabled or not. Example 1: If Tx FIFO0 is in use and user writes Data1...Data16 to STX0, Data16 will not over-write Data1. Data1...Data15 are stored in the FIFO while Data16 is discarded. Example 2: If Tx FIFO0 is not in use and user writes Data1, Data2 to STX0, then Data2 will not over-write Data1 and will be discarded.

NOTE

Enable SSI (SSIEN=1) before writing to SSI Transmit Data Registers.

46.3.3.2 SSI Transmit FIFO 0 & 1 Registers

The SSI Transmit FIFO registers are 15x32-bit registers. These registers are not directly accessible by the end user. Transmit Shift Register (TXSR) receives its values from these FIFO registers. Transmitted data is first-in-first-out. When the Transmit Interrupt Enable (TIE) bit in the SIER and either of the Transmit FIFO Empty Enable (TFE0 or 1) bits in the SIER are set, the core is interrupted whenever the number of empty slots exceed or are equal to the selected threshold value of corresponding Tx-FIFO.

46.3.3.3 SSI Transmit Shift Register (TXSR)

The SSI Transmit Shift Register (TXSR) is a 24-bit shift register that contains the data being transmitted. This register is not directly accessible by the end user. When a continuous clock is used, data is shifted out to the Serial Transmit Data (STXD) port by the selected (internal/external) bit clock when the associated (internal/external) frame sync is asserted. When a gated clock is used, data is shifted out to the STXD port by the selected (internal/external) gated clock. The Word Length control bits (WL[3:0]) in the STCCR (described in SSI Transmit and Receive Clock Control Registers) determine the number of bits to be shifted out of the TXSR before it is considered empty and can be written to again. This word length can be 8, 10, 12, 16, 18, 20, 22 or 24 bits. The data to be transmitted occupies the most significant portion of the shift register if TXBIT0 is ‘0’, otherwise it occupies the least significant portion. The unused portion of the register is ignored. Data is always shifted out of this register with the Most Significant Bit (MSB) first when the SHFD bit of the STCR is cleared. If this bit is set, the Least Significant Bit (LSB) is shifted out first. Figure 46-17 through Figure 46-20 show the transmitter loading and shifting operation. The figures show the working for some WL values, the same can be extended for other values.



Figure 46-17. Transmit Data Path (TXBIT0=0, TSHFD=0) (MSB Alignment)



Figure 46-18. Transmit Data Path (TXBIT0=0, TSHFD=1) (MSB Alignment)



Figure 46-19. Transmit Data Path (TXBIT0=1, TSHFD=0) (LSB Alignment)



Figure 46-20. Transmit Data Path (TXBIT0=1, TSHFD=1) (LSB Alignment)

46.3.3.4 SSI Receive Data Registers 0 & 1 (SRX0/1)

See Figure 46-21 for illustration of valid bits in SSI0 Receive Data Register and Table 46-11 for description of the bit fields in the register.

0xBASE_08 (SRX0_) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SRX0[31:16]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SRX0[15:0]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-21. SSI0 Receive Data Register

See Figure 46-22 for illustration of valid bits in SSI1 Receive Data Register and Table 46-11 for description of the bit fields in the register.

0xBASE_0C (SRX1_)0xBASE_ Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	SRX1[31:16]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SRX1[15:0]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-22. SSI1 Receive Data Register

Table 46-11. SSI_1 Receive Data Register Field Descriptions

Field	Description
31–0 SRX0 SRX1	SSI Receive Data. These bits store the data received by the SSI. These are implemented as the first word of their respective Rx FIFOs. These bits receive data from the RXSR depending on the mode of operation. In case both FIFOs are in use, data is transferred to each data register alternately. SRX1 can only be used in Two-Channel mode of operation.

46.3.3.5 SSI Receive FIFO 0 & 1 Registers

The SSI Receive FIFO Registers are 15x32-bit registers. These registers are not directly accessible by the end user (except in SSI test mode). They always accepts data from the Receive Shift Register (RXSR). The core is interrupted when the data level in either of the SSI Receive FIFOs reaches the selected threshold, if the associated interrupt is enabled.

46.3.3.6 SSI Receive Shift Register (RXSR)

The SSI Receive Shift Register (RXSR) is a 24-bit, shift register that receives incoming data from the serial receive data SRXD port. This register is not directly accessible by the end user. When a continuous clock is used, data is shifted in by the selected (internal/external) bit clock when the associated (internal/external) frame sync is asserted. When a gated clock is used, data is shifted in by the selected (internal/external) gated clock. Data is assumed to be received MSB first if the SHFD bit of the SRCR is cleared. If this bit is set, the data is received LSB first. Data is transferred to the appropriate SSI Receive Data Register (SRX0/1) or Receive FIFOs (if the receive FIFO is enabled and the corresponding SRX is full) after 8, 10, 12, 16, 18, 20, 22 or 24 bits have been shifted in depending on the WL[3:0] control bits. For receiving less than 24 bits of data, LSB bits are appended with zero. The following figures show the receiver loading and shifting operation. The figures show the working for some WL values, the same can be extended for other values.



Figure 46-23. Receive Data Path (RXBIT0=0, RSHFD=0) (MSB Alignment)



Figure 46-24. Receive Data Path (RXBIT0=0, RSHFD=1) (MSB Alignment)



Figure 46-25. Receive Data Path (RXBIT0=1, RSHFD=0) (LSB Alignment)



Figure 46-26. Receive Data Path (RXBIT0=1, RSHFD=1) (LSB Alignment)

46.3.3.7 SSI Control Register (SCR)

The SSI Control Register (SCR) is a 10-bit register used to set up the SSI. SSI reset is controlled by bit 0 in the SCR. SSI operating modes are also selected in this register (except AC97 mode which is selected in SACNT register).

See Figure 46-27 for illustration of valid bits in SSI Control Register and Table 46-12 for description of the bit fields in the register.

0xBASE_10 (SCR) Access: User read/write
0xBASE_

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	SYNC_TX_FS	RFR_CLK_DIS	TFR_CLK_DIS	CLK_IST	TCH_EN	SYS_CLK_EN	I2S MODE[1:0]		SYN	NET	RE	TE	SS-IEN
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-27. SSI Control Register

Table 46-12. SSI Control Register Field Descriptions

Field	Description
31-13	Reserved
12 SYNC_TX_FS	SYNC_FS_TX bit provides a safe window for TE to be visible to the internal circuit which is just after FS occurrence. When SYNC_TX_FS is set, TE(SCR[1]) gets latched on FS occurrence & latched TE is used to enable/disable SSI transmitter. TE needs setup of 2 bit-clock cycles before occurrence of FS. If TE is changed within 2 bit-clock cycles of FS occurrence, there is high probability that TE will be latched on next FS. Note : With TFR_CLK_DIS feature on, TE is used directly to enable transmitter in following cases (i) Sync mode & Rx disabled (ii) Async Mode. Latched-TE is used to disable the transmitter. This bit has no relevance in gated mode and AC97 mode. 0 - TE not latched with FS occurrence & used directly for transmitter enable/disable. 1 - TE latched with FS occurrence & latched-TE used for transmitter enable/disable.
11 RFR_CLK_DIS	Receive Frame Clock Disable. This bit provide option to keep the Frame-sync and Clock enabled or disabled after current receive frame, in which receiver is disabled by clearing RE bit. Writing to this bit has effect only when RE is disabled. 0 Continue Frame-sync/Clock generation after current frame during which RE is cleared. This may be required when Frame-sync and Clocks are required from SSI, even when no data is to be received. 1 Stop Frame-sync/Clock generation at next frame boundary. This will be effective also in case where receiver is already disabled in current or previous frames.

Table 46-12. SSI Control Register Field Descriptions (Continued)

Field	Description
10 TFR_CLK_DIS	Transmit Frame Clock Disable. This bit provide option to keep the Frame-sync and Clock enabled or disabled after current transmit frame, in which transmitter is disabled by clearing TE bit. Writing to this bit has effect only when SSI is enabled TE is disabled. 0 Continue Frame-sync/Clock generation after current frame during which TE is cleared. This may be required when Frame-sync and Clocks are required from SSI, even when no data is to be received. 1 Stop Frame-sync/Clock generation at next frame boundary. This will be effective also in case where transmitter is already disabled in current or previous frames.
9 CLK_IST	Clock Idle State. This bit controls the idle state of the transmit clock port during SSI internal gated mode. Note: When Clock idle state is '1' the clock polarity should always be negedge triggered and when Clock idle = '0' the clock polarity should always be positive edge triggered. 0 Clock idle state is '0'. 1 Clock idle state is '1'.
8 TCH_EN	Two-Channel Operation Enable. This bit allows SSI to operate in the two-channel mode.In this mode while receiving, the RXSR transfers data to SRX0 and SRX1 alternately and while transmitting, data is alternately transferred from STX0 and STX1 to TXSR. For an even number of slots, Two-Channel Operation can be enabled to optimize usage of both FIFOs or disabled as in the case of odd number of active slots. This feature is especially useful in I2S mode, where data for Left Speaker can be placed in Tx-FIFO0 and for Right speaker in Tx-FIFO1. 0 Two-channel mode disabled. 1 Two-channel mode enabled.
7 SYS_CLK_EN	System Clock (Oversampling Clock) Enable. When set, this bit allows the SSI to output the (ccm_ssi_clk) at the SRCK port, provided that synchronous mode, and transmit internal clock mode are set. The relationship between bit clock and ccm_ssi_clk is determined by DIV2, PSR, and PM bits. This feature is especially useful in I2S Master mode to output oversampling clock on SRCK port. 0 ccm_ssi_clk not output on SRCK port. 1 ccm_ssi_clk output on SRCK port.
6–5 I2S MODE[1:0]	I2S Mode Select. These bits allow the SSI to operate in Normal, I2S Master or I2S Slave mode. See Section 46.1.2.4 for a detailed description of I2S Mode of operation. See Table 46-2 ("Mode Selection") for details regarding settings.
4 SYN	Synchronous Mode. This bit controls whether SSI is in synchronous mode or not. In synchronous mode, the transmit and receive sections of SSI share a common clock port (STCK) and frame sync port (STFS). 0 Asynchronous mode selected. 1 Synchronous mode selected.
3 NET	Network Mode. This bit controls whether SSI is in network mode or not. 0 Network mode not selected. 1 Network mode selected.
2 RE	Receive Enable. This control bit enables the receive section of the SSI. When this bit is enabled, data reception starts with the arrival of the next frame sync. If data is being received when this bit is cleared, data reception continues until the end of the current frame and then stops. If this bit is set again before the second to last bit of the last time slot in the current frame, then reception continues without interruption. RE should not be toggled in the same frame. 0 Receive section disabled. 1 Receive section enabled.

Table 46-12. SSI Control Register Field Descriptions (Continued)

Field	Description
1 TE	Transmit Enable. This control bit enables the transmit section of the SSI. It enables the transfer of the contents of the STX registers to the TXSR and also enables the internal transmit clock. The transmit section is enabled when this bit is set and a frame boundary is detected. When this bit is cleared, the transmitter continues to send data until the end of the current frame and then stops. Data can be written to the STX registers with the TE bit cleared (the corresponding TDE bit will be cleared). If the TE bit is cleared and then set again before the second to last bit of the last time slot in the current frame, data transmission continues without interruption. The normal transmit enable sequence is to write data to the STX register(s) and then set the TE bit. The normal disable sequence is to clear the TE and TIE bits after the TDE bit is set. In gated clock mode, clearing the TE bit results in the clock stopping after the data currently in TXSR has shifted out. When the TE bit is set, the clock starts immediately (for internal gated clock mode). TE should not be toggled in the same frame. After enabling/disabling transmission, SSI expects 4 setup clock cycles before arrival of frame-sync for frame-sync to be accepted by SSI. In case of fewer clock cycles, there is high probability of the frame-sync to get missed. Note: If continuos clock is not provided, SSI expects 6 clock cycles before arrival of frame-sync for frame-sync to be accepted by SSI. 0 Transmit section disabled. 1 Transmit section enabled.
0 SSIEN	SSIEN — SSI Enable This bit is used to enable/disable the SSI. When disabled, all SSI status bits are preset to the same state produced by the power-on reset, all control bits are unaffected, the contents of Tx and Rx FIFOs are cleared. When SSI is disabled, all internal clocks are disabled (except register access clock). 0 SSI is disabled. 1 SSI is enabled.

46.3.3.8 SSI Interrupt Status Register (SISR)

The SSI Interrupt Status Register (SISR) is used to monitor the SSI. This register is used by the core to interrogate the status of the SSI. In gated mode of operation the TFS, RFS, TLS, RLS, TFRC and RFRC bits of AISR register are not generated. The status bits are described in the following table.

NOTE

- SSI Status flags are valid when SSI is enabled.
- See Section 46.4.3, “Receive Interrupt Enable Bit Description,” and Section 46.4.4, “Transmit Interrupt Enable Bit Description,” for interrupt source mapping.
- All the flags in the SISR are updated after the first bit of the next SSI word has completed transmission or reception. Certain status bits (ROE0/1 and TUE0/1) are cleared by writing 1 to the corresponding interrupt status bit in SISR.

See Figure 46-28 for illustration of valid bits in SSI Interrupt Register and Table 46-13 for description of the bit fields in the register.

0xBASE_14 (SISR) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	RFRC	TRFC	0	0	0	0	CMDAU	CMDDU	RXT
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RDR1	RDR0	TDE1	TDE0	ROE1	ROE0	TUE1	TUE0	TFS	RFS	TLS	RLS	RFF1	RFF0	TFE1	TFE0
W																
RESET	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	1

Figure 46-28. SSI Interrupt Status Register

Table 46-13. SSI Interrupt Status Register Field Descriptions

Field	Description
31–19	Reserved
24 RFRC	Receive Frame Complete. This flag is set at the end of the frame during which Receiver is disabled. If Receive Frame & Clock are not disabled in the same frame, this flag is also set at the end of the frame in which Receive Frame & Clock are disabled. See description of RFR_CLK_DIS (add cross reference) bit for more details on how to disable Receiver Frame & Clock or keep them enabled after receiver is disabled. 0 End of Frame not reached 1 End of frame reached after disabling RE or disabling RFR_CLK_DIS, when receiver is already disabled.
23 TFRC	Transmit Frame Complete. This flag is set at the end of the frame during which Transmitter is disabled. If Transmit Frame & Clock are not disabled in the same frame, this flag is also set at the end of the frame in which Transmit Frame & Clock are disabled. See description of TFR_CLK_DIS (add cross reference) bit for more details on how to disable Receiver Frame & Clock or keep them enabled after receiver is disabled. 0 End of Frame not reached 1 End of frame reached after disabling TE or disabling TFR_CLK_DIS, when transmitter is already disabled.
18 CMDAU	Command Address Register Updated. This bit causes the Command Address Updated interrupt (when CMDAU_EN bit is set). This status bit is set each time there is a difference in the previous and current value of the received Command Address. This bit is cleared on reading the SACADD register. 0 No change in SACADD register. 1 SACADD register updated with different value.
17 CMDDU	Command Data Register Updated. This bit causes the Command Data Updated interrupt (when CMDDU_EN bit is set). This status bit is set each time there is a difference in the previous and current value of the received Command Data. This bit is cleared on reading the SACDAT register. 0 No change in SACDAT register. 1 SACDAT register updated with different value.

Table 46-13. SSI Interrupt Status Register Field Descriptions (Continued)

Field	Description
16 RXT	Receive Tag Updated. This status bit is set each time there is a difference in the previous and current value of the received tag. It causes the Receive Tag Interrupt (if RXT_EN bit is set). This bit is cleared on reading the SATAG register. 0 No change in SATAG register. 1 SATAG register updated with different value.
15 RDR1	Receive Data Ready 1. This flag bit is set when SRX1 or Rx FIFO 1 is loaded with a new value and Two-Channel mode is selected. RDR1 is cleared when the Core reads the SRX1 register. If Rx FIFO 1 is enabled, RDR1 is cleared when the FIFO is empty. If RIE and RDR1_EN are set, a Receive Data 1 interrupt request is issued on setting of RDR1 bit in case Rx FIFO1 is disabled, if the FIFO is enabled, the interrupt is issued on RFF1 assertion. The RDR1 bit is cleared by POR and SSI reset. 0 No new data for Core to read. 1 New data for Core to read.
14 RDR0	Receive Data Ready 0. This flag bit is set when SRX0 or Rx FIFO 0 is loaded with a new value. RDR0 is cleared when the Core reads the SRX0 register. If Rx FIFO 0 is enabled, RDR0 is cleared when the FIFO is empty. If RIE and RDR0_EN are set, a Receive Data 0 interrupt request is issued on setting of RDR0 bit in case Rx FIFO0 is disabled, if the FIFO is enabled, the interrupt is issued on RFF0 assertion. The RDR0 bit is cleared by POR and SSI reset. 0 No new data for Core to read. 1 New data for Core to read.
13 TDE1	Transmit Data Register Empty 1. This flag is set whenever data is transferred to TXSR from STX1 register and Two-Channel mode is selected. If Tx FIFO1 is enabled, this occurs when there is at least one empty slot in STX1 or Tx FIFO1. If Tx FIFO1 is not enabled, this occurs when the contents of STX1 are transferred to TXSR. The TDE1 bit is cleared when the Core writes to STX1. If TIE and TDE1_EN are set, an SSI Transmit Data 1 interrupt request is issued on setting of TDE1 bit. The TDE1 bit is cleared by POR and SSI reset. 0 Data available for transmission. 1 Data needs to be written by the Core for transmission.
12 TDE0	Transmit Data Register Empty 0. This flag is set whenever data is transferred to TXSR from STX0 register. If Tx FIFO 0 is enabled, this occurs when there is at least one empty slot in STX0 or Tx FIFO 0. If Tx FIFO 0 is not enabled, this occurs when the contents of STX0 are transferred to TXSR. The TDE0 bit is cleared when the Core writes to STX0. If TIE and TDE0_EN are set, an SSI Transmit Data 0 interrupt request is issued on setting of TDE0 bit. The TDE0 bit is cleared by POR and SSI reset. 0 Data available for transmission. 1 Data needs to be written by the Core for transmission.
11 ROE1	Receiver Overrun Error 1. This flag is set when the RXSR is filled and ready to transfer to SRX1 register or to Rx FIFO 1 (when enabled) and these are already full and Two-Channel mode is selected. If Rx FIFO 1 is enabled, this is indicated by RFF1 flag, else this is indicated by the RDR1 flag. The RXSR is not transferred in this case. The ROE1 flag causes an interrupt if RIE and ROE1_EN are set. The ROE1 bit is cleared by POR and SSI reset. It is also cleared by writing ‘1’ to this bit. Clearing the RE bit does not affect the ROE1 bit. 0 Default interrupt issued to the Core. 1 Exception interrupt issued to the Core.

Table 46-13. SSI Interrupt Status Register Field Descriptions (Continued)

Field	Description
10 ROE0	Receiver Overrun Error 0. This flag is set when the RXSR is filled and ready to transfer to SRX0 register or to Rx FIFO 0 (when enabled) and these are already full. If Rx FIFO 0 is enabled, this is indicated by RFF0 flag, else this is indicated by the RDR0 flag. The RXSR is not transferred in this case. The ROE0 flag causes an interrupt if RIE and ROE0_EN are set. The ROE0 bit is cleared by POR and SSI reset. It is also cleared by writing '1' to this bit. Clearing the RE bit does not affect the ROE0 bit. 0 Default interrupt issued to the Core. 1 Exception interrupt issued to the Core.
9 TUE1	Transmitter Underrun Error 1. This flag is set when the TXSR is empty (no data to be transmitted), the TDE1 flag is set, a transmit time slot occurs and the SSI is in Two-Channel mode. When a transmit underrun error occurs, the previous data is retransmitted. In Network mode, each time slot requires data transmission (unless masked through STMSK register), when the transmitter is enabled (TE is set). The TUE1 flag causes an interrupt if TIE and TUE1_EN are set. The TUE1 bit is cleared by POR and SSI reset. It is also cleared by writing '1' to this bit. 0 Default interrupt issued to the Core. 1 Exception interrupt issued to the Core.
8 TUE0	Transmitter Underrun Error 0. This flag is set when the TXSR is empty (no data to be transmitted), the TDE0 flag is set and a transmit time slot occurs. When a transmit underrun error occurs, the previous data is retransmitted. In Network mode, each time slot requires data transmission (unless masked through STMSK register), when the transmitter is enabled (TE is set). The TUE0 flag causes an interrupt if TIE and TUE0_EN are set. The TUE0 bit is cleared by POR and SSI reset. It is also cleared by writing '1' to this bit. 0 Default interrupt issued to the Core. 1 Exception interrupt issued to the Core.
7 TFS	Transmit Frame Sync. This flag indicates the occurrence of transmit frame sync. Data written to the STX registers during the time slot when the TFS flag is set, is sent during the second time slot (in Network mode) or in the next first time slot (in Normal mode). In Network mode, the TFS bit is set during transmission of the first time slot of the frame and is then cleared when starting transmission of the next time slot. In Normal mode, this bit is high for the first time slot. This flag causes an interrupt if TIE and TFS_EN are set. The TFS bit is cleared by POR and SSI reset. 0 No Occurrence of Transmit frame sync. 1 Transmit frame sync occurred during transmission of last word written to STX registers.
6 RFS	Receive Frame Sync. This flag indicates the occurrence of receive frame sync. In Network mode, the RFS bit is set when the first slot of the frame is being received. It is cleared when the next slot begins to be received. In Normal mode, this bit is always high. This flag causes an interrupt if RIE and RFS_EN are set. The RFS bit is cleared by POR and SSI reset. 0 No Occurrence of Receive frame sync. 1 Receive frame sync occurred during reception of next word in SRX registers.
5 TLS	Transmit Last Time Slot. This flag indicates the last time slot in a frame. When set, it indicates that the current time slot is the last time slot of the frame. TLS is set at the start of the last transmit time slot and causes the SSI to issue an interrupt (if TIE and TLS_EN are set). TLS is not generated when frame rate is 1 in normal mode of operation. TLS is cleared when the SISR is read with this bit set. The TLS bit is cleared by POR and SSI reset. 0 Current time slot is not last time slot of frame. 1 Current time slot is the last transmit time slot of frame.

Table 46-13. SSI Interrupt Status Register Field Descriptions (Continued)

Field	Description
4 RLS	Receive Last Time Slot. This flag indicates the last time slot in a frame. When set, it indicates that the current time slot is the last receive time slot of the frame. RLS is set at the end of the last time slot and causes the SSI to issue an interrupt (if RIE and RLS_EN are set). RLS is cleared when the SISR is read with this bit set. The RLS bit is cleared by POR and SSI reset. 0 Current time slot is not last time slot of frame. 1 Current time slot is the last receive time slot of frame.
3 RFF1	Receive FIFO Full 1. This flag is set when Rx FIFO1 is enabled, the data level in Rx FIFO1 reaches the selected Rx FIFO WaterMark 1 (RFWM1) threshold and the SSI is in Two-Channel mode. The setting of RFF1 only causes an interrupt when RIE and RFF1_EN are set, Rx FIFO1 is enabled and the Two-Channel mode is selected. RFF1 is automatically cleared when the amount of data in Rx FIFO1 falls below the threshold. The RFF1 bit is cleared by POR and SSI reset. When Rx FIFO1 contains 15 words, the maximum it can hold, all further data received (for storage in this FIFO) is ignored until the FIFO contents are read. 0 Space available in Receive FIFO1. 1 Receive FIFO1 is full.
2 RFF0	Receive FIFO Full 0. This flag is set when Rx FIFO0 is enabled and the data level in Rx FIFO0 reaches the selected Rx FIFO WaterMark 0 (RFWM0) threshold. The setting of RFF0 only causes an interrupt when RIE and RFF0_EN are set and Rx FIFO0 is enabled. RFF0 is automatically cleared when the amount of data in Rx FIFO0 falls below the threshold. The RFF0 bit is cleared by POR and SSI reset. When Rx FIFO0 contains 15 words, the maximum it can hold, all further data received (for storage in this FIFO) is ignored until the FIFO contents are read. 0 Space available in Receive FIFO0. 1 Receive FIFO0 is full.
1 TFE1	Transmit FIFO Empty 1. This flag is set when the empty slots in Tx FIFO exceed or are equal to the selected Tx FIFO WaterMark 1 (TFWM1) threshold and the Two-Channel mode is selected. The setting of TFE1 only causes an interrupt when TIE and TFE1_EN are set, Tx FIFO1 is enabled and Two-Channel mode is selected. The TFE1 bit is automatically cleared when the data level in Tx FIFO1 becomes more than the amount specified by the watermark bits. The TFE1 bit is set by POR and SSI reset. 0 Transmit FIFO1 has data for transmission. 1 Transmit FIFO1 is empty.
0 TFE0	Transmit FIFO Empty 0. This flag is set when the empty slots in Tx FIFO exceed or are equal to the selected Tx FIFO WaterMark 0 (TFWM0) threshold. The setting of TFE0 only causes an interrupt when TIE and TFE0_EN are set and Tx FIFO0 is enabled. The TFE0 bit is automatically cleared when the data level in Tx FIFO0 becomes more than the amount specified by the watermark bits. The TFE0 bit is set by POR and SSI reset. 0 Transmit FIFO0 has data for transmission. 1 Transmit FIFO0 is empty.

46.3.3.9 SSI Interrupt Enable Register (SIER)

The SSI Interrupt Enable Register (SIER) is a 25-bit register used to set up the SSI interrupts and DMA requests. See Figure 46-29 for illustration of valid bits in SSI Interrupt Enable Register and Table 46-14 for description of the bit fields in the register.

0xBASE_18 (SIER) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	RFRC_EN	TFRC_EN	RDMAE	RIE	TDMAE	TIE	CMDAU_EN	CMDDU_EN	RXT_EN
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RDR1_EN	RDR0_EN	TDE1_EN	TDE0_EN	ROE1_EN	ROE0_EN	TUE1_EN	TUE0_EN	TFS_EN	RFS_EN	TLS_EN	RLS_EN	RFF1_EN	RFF0_EN	TFE1_EN	TFE0_EN
W																
RESET	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	1

Figure 46-29. SSI Interrupt Enable Register

Table 46-14. SSI Interrupt Enable Register Field Descriptions

Field	Description
31–23	Reserved
24-23 Enable Bits	Enable Bit. Each bit controls whether the corresponding status bit in SISR can issue an interrupt to the Core or not. 0 Corresponding status bit cannot issue interrupt. 1 Corresponding status bit can issue interrupt.
22 RDMAE	Receive DMA Enable. This bit allows SSI to request for DMA transfers. When enabled, DMA requests are generated when any of the RFF0/1 bits in the SISR are set and if the corresponding RFEN bit is also set. If the corresponding FIFO is disabled, a DMA request is generated when the corresponding RDR bit is set. 0 SSI Receiver DMA requests disabled. 1 SSI Receiver DMA requests enabled.
21 RIE	Receive Interrupt Enable. This control bit allows the SSI to issue receiver related interrupts to the Core. See Section 46.4.3 for a detailed description of this bit. 0 SSI Receiver Interrupt requests disabled. 1 SSI Receiver Interrupt requests enabled.
20 TDMAE	Transmit DMA Enable. This bit allows SSI to request for DMA transfers. When enabled, DMA requests are generated when any of the TFE0/1 bits in the SISR are set and if the corresponding TFEN bit is also set. If the corresponding FIFO is disabled, a DMA request is generated when the corresponding TDE bit is set. 0 SSI Transmitter DMA requests disabled. 1 SSI Transmitter DMA requests enabled.

Table 46-14. SSI Interrupt Enable Register Field Descriptions (Continued)

Field	Description
19 TIE	Transmit Interrupt Enable. This control bit allows the SSI to issue transmitter data related interrupts to the Core. See Section 46.4.4 for a detailed description of this bit. 0 SSI Transmitter Interrupt requests disabled. 1 SSI Transmitter Interrupt requests enabled.
18–0 Enable Bits	Enable Bit. Each bit controls whether the corresponding status bit in SISR can issue an interrupt to the Core or not. 0 Corresponding status bit cannot issue interrupt. 1 Corresponding status bit can issue interrupt.

46.3.3.10 SSI Transmit Configuration Register (STCR)

The SSI Transmit Configuration Register (STCR) is a read/write control registers used to direct the transmit operation of the SSI. STCR controls the direction of the bit clock and frame sync ports, STCK and STFS. Interrupt enable bit for the transmit sections is provided in this control register. The Power-on reset clears all STCR bits. However, SSI reset does not affect the STCR bits. The STCR bits are described in the following paragraphs. See Table 46-7 for the programming model of the SSI. The SSI Control Register (SCR) must first be set to enable interrupts. Next, the SSI interrupt bit in the Interrupt Enable Register (SIER) must be set to enable the interrupt. Finally, the interrupt can be enabled from within the SSI.

See Figure 46-30 for illustration of valid bits in SSI Transmit Configuration Register and Table 46-15 for description of the bit fields in the register.

0xBASE_1C (STCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	TXBIT0	TFEN1	TFEN0	TFDIR	TXDIR	TSHFD	TSCKP	TFSI	TFSL	TEFS
W																
RESET	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Figure 46-30. SSI Transmit Configuration Register

Table 46-15. SSI Transmit Configuration Register Field Descriptions

Field	Description
31–10	Reserved
9 TXBIT0	Transmit Bit 0. This control bit allows SSI to transmit the data word from bit position 0 or 15/31 in the transmit shift register. The shifting data direction can be MSB or LSB first, controlled by the TSHFD bit. 0 Shifting with respect to bit 31 (if word length = 16, 18, 20, 22 or 24) or bit 15 (if word length = 8, 10 or 12) of transmit shift register (MSB aligned). 1 Shifting with respect to bit 0 of transmit shift register (LSB aligned).
8 TFEN1	Transmit FIFO Enable 1. This bit enables transmit FIFO 1. When enabled, the FIFO allows 15 samples to be transmitted by the SSI (per channel) (a 9th sample can be shifting out) before TDE1 bit is set. When the FIFO is disabled, an interrupt is generated when a single sample is transferred to the transmit shift register (provided the interrupt is enabled). 0 Transmit FIFO 1 disabled. 1 Transmit FIFO 1 enabled.
7 TFEN0	Transmit FIFO Enable 0. This bit enables transmit FIFO 0. When enabled, the FIFO allows 15 samples to be transmitted by the SSI per channel (a 9th sample can be shifting out) before TDE0 bit is set. When the FIFO is disabled, an interrupt is generated when a single sample is transferred to the transmit shift register (provided the interrupt is enabled). 0 Transmit FIFO 0 disabled. 1 Transmit FIFO 0 enabled.
6 TFDIR	Transmit Frame Direction. This bit controls the direction and source of the transmit frame sync signal. Internally generated frame sync signal is sent out through the STFS port and external frame sync is taken from the same port. 0 Frame Sync is external. 1 Frame Sync generated internally.
5 TXDIR	Transmit Clock Direction. This bit controls the direction and source of the clock signal used to clock the TXSR. Internally generated clock is output through the STCK port. External clock is taken from this port. See Table 46-5 for details of clock pin configurations 0 Transmit Clock is external. 1 Transmit Clock generated internally.
4 TSHFD	Transmit Shift Direction. This bit controls whether the MSB or LSB will be transmitted first in a sample. **Note:** The CODEC device labels the MSB as bit 0, whereas the Core labels the LSB as bit 0. Therefore, when using a standard CODEC, Core MSB (CODEC LSB) is shifted in first (TSHFD cleared). 0 Data transmitted MSB first. 1 Data transmitted LSB first.
3 TSCKP	Transmit Clock Polarity. This bit controls which bit clock edge is used to clock out data for the transmit section. 0 Data clocked out on rising edge of bit clock. 1 Data clocked out on falling edge of bit clock. Note: TSCKP is 0 CLK_IST = 0; TSCKP is 1CLK_IST = 1
2 TFSI	Transmit Frame Sync Invert. This bit controls the active state of the frame sync I/O signal for the transmit section of SSI. 0 Transmit frame sync is active high. 1 Transmit frame sync is active low.

Table 46-15. SSI Transmit Configuration Register Field Descriptions (Continued)

Field	Description
1 TFSL	Transmit Frame Sync Length. This bit controls the length of the frame sync signal to be generated or recognized for the transmit section. The length of a word-long frame sync is same as the length of the data word selected by WL[3:0]. 0 Transmit frame sync is one-word long. 1 Transmit frame sync is one-clock-bit long.
0 TEFS	Transmit Early Frame Sync. This bit controls when the frame sync is initiated for the transmit section. The frame sync signal is deasserted after one bit-for-bit length frame sync and after one word-for-word length frame sync. In case of synchronous operation, the frame sync can also be initiated on receiving the first bit of data. 0 Transmit frame sync initiated as the first bit of data is transmitted. 1 Transmit frame sync is initiated one bit before the data is transmitted.

46.3.3.11 SSI Receive Configuration Register (SRCR)

The SSI Receive Configuration Register (SRCR) is a read/write control registers used to direct the receive operation of the SSI. SRCR controls the direction of the bit clock and frame sync ports, SRCK and SRFS. Interrupt enable bit for the transmit sections is provided in this control register. The Power-on reset clears all SRCR bits. However, SSI reset does not affect the SRCR bits. See Figure 46-31 for illustration of valid bits in SSI Receive Configuration Register and Table 46-16 for description of the bit fields in the register.

0xBASE_20 (SRCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	RXEXT	RXBIT0	RFEN1	RFEN0	RFDIR	RXDIR	RSHFD	RSCKP	RFSI	RFSL	REFS
W																
RESET	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Figure 46-31. SSI Receive Configuration Register

Table 46-16. SSI Receive Configuration Register Field Descriptions

Field	Description
31–11	Reserved
10 RXEXT	Receive Data Extension. This control bit allows SSI to store the received data word in sign extended form. This bit affects data storage only in case received data is LSB aligned (SRCR[9]=1) 0 Sign extension turned off. 1 Sign extension turned on.

Table 46-16. SSI Receive Configuration Register Field Descriptions (Continued)

Field	Description
9 RXBIT0	Receive Bit 0. This control bit allows SSI to receive the data word at bit position 0 or 15/31 in the receive shift register. The shifting data direction can be MSB or LSB first, controlled by the RSHFD bit. 0 Shifting with respect to bit 31 (if word length = 16, 18, 20, 22 or 24) or bit 15 (if word length = 8, 10 or 12) of receive shift register (MSB aligned). 1 Shifting with respect to bit 0 of receive shift register (LSB aligned).
8 RFEN1	Receive FIFO Enable 1. This bit enables receive FIFO 1. When enabled, the FIFO allows 15 samples to be received by the SSI per channel (a 16th sample can be shifting in) before RDR1 bit is set. When the FIFO is disabled, an interrupt is generated when a single sample is received by the SSI (provided the interrupt is enabled). 0 Receive FIFO 1 disabled. 1 Receive FIFO 1 enabled.
7 RFEN0	Receive FIFO Enable 0. This bit enables receive FIFO 0. When enabled, the FIFO allows 15 samples to be received by the SSI (per channel) (a 16th sample can be shifting in) before RDR0 bit is set. When the FIFO is disabled, an interrupt is generated when a single sample is received by the SSI (provided the interrupt is enabled). 0 Receive FIFO 0 disabled. 1 Receive FIFO 0 enabled.
6 RFDIR	Receive Frame Direction. This bit controls the direction and source of the receive frame sync signal. Internally generated frame sync signal is sent out through the SRFS port and external frame sync is taken from the same port. 0 Frame Sync is external. 1 Frame Sync generated internally.
5 RXDIR	Receive Clock Direction. This bit controls the direction and source of the clock signal used to clock the RXSR. Internally generated clock is output through the SRCK port. External clock is taken from this port. See Table 46-5 for details on clock pin configurations. 0 Receive Clock is external. 1 Receive Clock generated internally.
4 RSHFD	Receive Shift Direction. This bit controls whether the MSB or LSB will be received first in a sample. **Note:** The CODEC device labels the MSB as bit 0, whereas the Core labels the LSB as bit 0. Therefore, when using a standard CODEC, Core MSB (CODEC LSB) is shifted in first (RSHFD cleared). 0 Data received MSB first. 1 Data received LSB first.
3 RSCKP	Receive Clock Polarity. This bit controls which bit clock edge is used to latch in data for the receive section. 0 Data latched on rising edge of bit clock. 1 Data latched on falling edge of bit clock.
2 RFSI	Receive Frame Sync Invert. This bit controls the active state of the frame sync I/O signal for the receive section of SSI. 0 Receive frame sync is active high. 1 Receive frame sync is active low.

Table 46-16. SSI Receive Configuration Register Field Descriptions (Continued)

Field	Description
1 RFSL	Receive Frame Sync Length. This bit controls the length of the frame sync signal to be generated or recognized for the receive section. The length of a word-long frame sync is same as the length of the data word selected by WL[3:0]. 0 Receive frame sync is one-word long. 1 Receive frame sync is one-clock-bit long.
0 REFS	Receive Early Frame Sync. This bit controls when the frame sync is initiated for the receive section. The frame sync is disabled after one bit-for-bit length frame sync and after one word-for-word length frame sync. 0 Receive frame sync initiated as the first bit of data is received. 1 Receive frame sync is initiated one bit before the data is received.

46.3.3.12 SSI Transmit and Receive Clock Control Registers (STCCR & SRCCR)

The SSI Transmit and Receive Control (STCCR and SRCCR) registers are 19-bit, read/write control registers used to direct the operation of the SSI. The Clock and Reset Module (CRM) can source the SSI clock (ccm_ssi_clk) from multiple sources and perform fractional division to support commonly used audio bit rates. The CRM can maintain the ccm_ssi_clk frequency at a constant rate even in cases where the ipg_clk frequency changes. These registers control the SSI clock generator, bit and frame sync rates, word length, and number of words per frame for the serial data. The STCCR register is dedicated to the transmit section, and the SRCCR register is dedicated to the receive section except in Synchronous mode, in which the STCCR register controls both the receive and transmit sections. Power-on reset clears all STCCR and SRCCR bits. SSI reset does not affect the STCCR and SRCCR bits. The control bits are described in the following paragraphs. Although the bit patterns of the STCCR and SRCCR registers are the same, the contents of these two registers can be programmed differently.

See Figure 46-32 for illustration of valid bits in SSI Transmit Clock Control Register and Table 46-17 for description of the bit fields for both SSI Transmit and Receive Clock Control registers.

0xBASE_24 (STCCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV2	PSR	WL3
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	WL2	WL1	WL0	DC4	DC3	DC2	DC1	DC0	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-32. SSI Transmit Clock Control Register

See Figure 46-33 for illustration of valid bits in SSI Receive Clock Control Register and Table 46-17 for description of the bit fields for both SSI Transmit and Receive Clock Control registers.

0xBASE_28 (SRCCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV2	PSR	WL3
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	WL2	WL1	WL0	DC4	DC3	DC2	DC1	DC0	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-33. SSI Receive Clock Control Register

Table 46-17. SSI Transmit and Receive Clock Control Register Field Descriptions

Field	Description
31–19	Reserved
18 DIV2	Divide By 2. This bit controls a divide-by-two divider in series with the rest of the prescalers. 0 Divider bypassed. 1 Divider used to divide clock by 2.
17 PSR	Prescaler Range. This bit controls a fixed divide-by-eight prescaler in series with the variable prescaler. It extends the range of the prescaler for those cases where a slower bit clock is required. 0 Prescaler bypassed. 1 Prescaler used to divide clock by 8.
16–13 WL3–WL0	Word Length Control. These bits are used to control the length of the data words being transferred by the SSI. These bits control the Word Length Divider in the Clock Generator. They also control the frame sync pulse length when the FSL bit is cleared. In I2S Master mode, the SSI works with a fixed word length of 32, and the WL bits are used to control the amount of valid data in those 32 bits. See Table 46-18 for details of data word lengths supported by SSI. In AC97 Mode of operation, if word length is set to any value other than 16 bits, it will result in a word length of 20 bits.

Table 46-17. SSI Transmit and Receive Clock Control Register Field Descriptions (Continued)

Field	Description

Table 46-18. SSI Data Length

WL3	WL2	WL1	WL0	Number of Bits/Word	Supported in Implementation
0	0	0	0	2	No
0	0	0	1	4	No
0	0	1	0	6	No
0	0	1	1	8	Yes
0	1	0	0	10	Yes
0	1	0	1	12	Yes
0	1	1	0	14	No
0	1	1	1	16	Yes
1	0	0	0	18	Yes
1	0	0	1	20	Yes
1	0	1	0	22	Yes
1	0	1	1	24	Yes
1	1	0	0	26	No
1	1	0	1	28	No
1	1	1	0	30	No
1	1	1	1	32	No

12–8 DC4–DC0	Frame Rate Divider Control. These bits are used to control the divide ratio for the programmable frame rate dividers. The divide ratio works on the word clock. In Normal mode, this ratio determines the word transfer rate. In Network mode, this ratio sets the number of words per frame. The divide ratio ranges from 1 to 32 in Normal mode and from 2 to 32 in Network mode. In Normal mode, a divide ratio of 1 (DC=00000) provides continuous periodic data word transfer. A bit-length frame sync must be used in this case. These bits can be programmed with values ranging from “00000” to “11111” to control the number of words in a frame.
7–0 PM7–PM0	Prescaler Modulus Select. These bits control the prescale divider in the clock generator. This prescaler is used only in Internal Clock mode to divide the internal clock (ccm_ssi_clk). The bit clock output is available at the clock port. A divide ratio from 1 to 256 (PM[7:0] = 0x00 to 0xFF) can be selected. See Section 46.4.2.2 for details regarding settings.

46.3.3.13 SSI FIFO Control/Status Register (SFCSR)

See Figure 46-34 for illustration of valid bits in SSI FIFO Control/Status Register and Table 46-20 for description of the bit fields in the register.

0xBASE_2C (SFCSR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	RFCNT1[3:0]				TFCNT1[3:0]				RFWM1[3:0]				TFWM1[3:0]			
RESET	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	RFCNT0[3:0]				TFCNT0[3:0]				RFWM0[3:0]				TFWM0[3:0]			
RESET	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1

Figure 46-34. SSI FIFO Control/Status Register

Table 46-20. SSI FIFO Control/Status Register Field Descriptions

Field	Description
31–28 RFCNT1[3:0]	Receive FIFO Counter1. These bits indicate the number of data words in Receive FIFO 1. See Table 46-19 for details regarding settings for receive FIFO counter bits. **Table 46-19. Receive FIFO Counter Bit Description** **Bits** / **Description** 0000 — 0 data word in receive FIFO 0001 — 1 data word in receive FIFO 0010 — 2 data word in receive FIFO 0011 — 3 data word in receive FIFO 0100 — 4 data word in receive FIFO 0101 — 5 data word in receive FIFO 0110 — 6 data word in receive FIFO 0111 — 7 data word in receive FIFO 1000 — 8 data word in receive FIFO 1001 — 9 data word in receive FIFO 1010 — 10 data word in receive FIFO 1011 — 11 data word in receive FIFO 1100 — 12 data word in receive FIFO 1101 — 13 data word in receive FIFO 1110 — 14 data word in receive FIFO 1111 — 15 data word in receive FIFO

Table 46-20. SSI FIFO Control/Status Register Field Descriptions (Continued)

Field	Description
27–24 TFCNT1[3:0]	Transmit FIFO Counter1. These bits indicate the number of data words in Transmit FIFO. See Table 46-20 for details regarding settings for transmit FIFO counter bits.

Table 46-20. Transmit FIFO Counter Bit Description

Bits	Description
0000	0 data word in transmit FIFO
0001	1 data word in transmit FIFO
0010	2 data word in transmit FIFO
0011	3 data word in transmit FIFO
0100	4 data word in transmit FIFO
0101	5 data word in transmit FIFO
0110	6 data word in transmit FIFO
0111	7 data word in transmit FIFO
1000	8 data word in transmit FIFO
1001	9 data word in transmit FIFO
1010	10 data word in transmit FIFO
1011	11 data word in transmit FIFO
1100	12 data word in transmit FIFO
1101	13 data word in transmit FIFO
1110	14 data word in transmit FIFO
1111	15 data word in transmit FIFO

Table 46-20. SSI FIFO Control/Status Register Field Descriptions (Continued)

Field	Description
23–20 RFWM1[3:0]	Receive FIFO Full WaterMark 1. These bits control the threshold at which the RFF1 flag will be set. The RFF1 flag is set whenever the data level in Rx FIFO 1 reaches the selected threshold. See Table 46-21 for details regarding settings for receive FIFO watermark bits.

Table 46-21. Receive FIFO WaterMark Bit Description

Bits	Description
0000	Reserved
0001	RFF set when at least one data word have been written to the Receive FIFO Set when RxFIFO = 1,2.....15 data words
0010	RFF set when more than or equal to 2 data word have been written to the Receive FIFO. Set when RxFIFO = 2,3.....15 data words
0011	RFF set when more than or equal to 3 data word have been written to the Receive FIFO. Set when RxFIFO = 3,4.....15 data words
0100	RFF set when more than or equal to 4 data word have been written to the Receive FIFO. Set when RxFIFO = 4,5.....15 data words
0101	RFF set when more than or equal to 5 data word have been written to the Receive FIFO. Set when RxFIFO = 5,6.....15 data words
0110	RFF set when more than or equal to 6 data word have been written to the Receive. Set when RxFIFO = 6,7.....15 data words
0111	RFF set when more than or equal to 7 data word have been written to the Receive FIFO. Set when RxFIFO = 7,8.....15 data words
1000	RFF set when more than or equal to 8 data word have been written to the Receive FIFO. Set when RxFIFO = 8,9.....15 data words
1001	RFF set when more than or equal to 9 data word have been written to the Receive FIFO. Set when RxFIFO = 9,10.....15 data words
1010	RFF set when more than or equal to 10 data word have been written to the Receive FIFO. Set when RxFIFO = 10,11.....15 data words
1011	RFF set when more than or equal to 11 data word have been written to the Receive FIFO. Set when RxFIFO = 11,12.....15 data words
1100	RFF set when more than or equal to 12 data word have been written to the Receive FIFO. Set when RxFIFO = 12,13.....15 data words
1101	RFF set when more than or equal to 13 data word have been written to the Receive FIFO. Set when RxFIFO = 13,14,15data words
1110	RFF set when more than or equal to 14 data word have been written to the Receive FIFO. Set when RxFIFO = 14,15 data words
1111	RFF set when 15 data word have been written to the Receive FIFO (default). Set when RxFIFO = 15 data words

Table 46-20. SSI FIFO Control/Status Register Field Descriptions (Continued)

Field	Description
19–16 TFWM1[3:0]	Transmit FIFO Empty WaterMark 1. These bits control the threshold at which the TFE1 flag will be set. The TFE1 flag is set whenever the empty slots in Tx FIFO exceed or are equal to the selected threshold. See Table 46-22 for details regarding settings for transmit FIFO watermark bits.

Table 46-22. Transmit FIFO WaterMark Bit Description

Bits	Description
0000	Reserved
0001	TFE set when there are more than or equal to 1 empty slots in Transmit FIFO. (default) Transmit FIFO empty is set when TxFIFO <= 14 data.
0010	TFE set when there are more than or equal to 2 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 13 data.
0011	TFE set when there are more than or equal to 3 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 12 data.
0100	TFE set when there are more than or equal to 4 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 11 data.
0101	TFE set when there are more than or equal to 5 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 10 data.
0110	TFE set when there are more than or equal to 6 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 9 data.
0111	TFE set when there are more than or equal to 7 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 8 data.
1000	TFE set when there are more than or equal to 8 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 7 data.
1001	TFE set when there are more than or equal to 9 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 6 data.
1010	TFE set when there are more than or equal to 10 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 5 data.
1011	TFE set when there are more than or equal to 11 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 4 data.
1100	TFE set when there are more than or equal to 12 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 3 data.
1101	TFE set when there are more than or equal to 13 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 2 data.
1110	TFE set when there are more than or equal to 14 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO <= 1 data.
1111	TFE set when there are 15 empty slots in Transmit FIFO. Transmit FIFO empty is set when TxFIFO = 0 data.

Table 46-20. SSI FIFO Control/Status Register Field Descriptions (Continued)

Field	Description
15–12 RFCNT0[3:0]	Receive FIFO Counter 0. These bits indicate the number of data words in Receive FIFO 0. See Table 46-19 for details regarding settings for receive FIFO counter bits.
11–8 TFCNT0[3:0]	Transmit FIFO Counter 0. These bits indicate the number of data words in Transmit FIFO 0. See Table 46-20 for details regarding settings for transmit FIFO counter bits.
7–4 RFWM0[3:0]	Receive FIFO Full WaterMark 0. These bits control the threshold at which the RFF0 flag will be set. The RFF0 flag is set whenever the data level in Rx FIFO 0 reaches the selected threshold. See Table 46-21 for details regarding settings for receive FIFO watermark bits.
3–0 TFWM0[3:0]	Transmit FIFO Empty WaterMark 0. These bits control the threshold at which the TFE0 flag will be set. The TFE0 flag is set whenever the empty slots in Tx FIFO exceed or are equal to the selected threshold. See Table 46-22 for details regarding settings for transmit FIFO watermark bits.

Table 46-23 indicates the status of the Transmit FIFO Empty flag, with different settings of the Transmit FIFO WaterMark bits and varying amounts of data in the Tx FIFO.

Table 46-23. Status of Transmit FIFO Empty Flag

Transmit FIFO Watermark (TFWM)	Number of data in Tx-Fifo														
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
2	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
3	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0
4	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0
5	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0
6	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
7	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
8	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
9	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
10	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
11	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
12	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
13	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
14	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

46.3.3.14 SSI Test Register (STR)

NOTE

SSI Test Register is designed for debugging purpose only and is not intended for general user access.

See Figure 46-21 for illustration of valid bits in SSI Test Register and Table 46-24 for description of the bit fields for the register.

0xBASE_30 (STR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	TEST	RCK2 TCK	RFS2 TFS	RXSTATE[4:0]					TXD2 RXD	TCK2 RCK	TFS2 RFS	TXSTATE[4:0]				
RESET	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1

Figure 46-21. SSI Test Register

Table 46-24. SSI Test Register Field Descriptions

Field	Description
31–16	Reserved
15 TEST	Test Mode. This bit enables the test features of SSI. When set, the RXSTATE and TXSTATE bit values get transferred to the state machine. When in test mode, the user can read the contents of a specific FIFO by writing an appropriate value to the RFCNT0/1 or TFCNT 0/1 bits (in SFCSR). 0 No effect on SSI operation. 1 SSI in Test Mode.
14 RCK2TCK	Receive Clock to Transmit Clock Loop Back. This bit connects SRCK (used as output) to STCK (used as input). 0 No effect on SSI operation. 1 SRCK to STCK loop back enabled.
13 RFS2TFS	Receive Frame to Transmit Frame Loop Back. This bit connects SRFS (used as output) to STFS (used as input). 0 No effect on SSI operation. 1 SRFS to STFS loop back enabled.
12–8 RXSTATE[4:0]	Receiver State Machine Status. These bits indicate the current status of the Receive State Machine.
7 TXD2RXD	Transmit Data to Receive Data Loop Back. This bit connects STXD to SRXD. 0 No effect on SSI operation. 1 STXD to SRXD loop back enabled.
6 TCK2RCK	Transmit Clock to Receive Clock Loop Back. This bit connects STCK (used as output) to SRCK (used as input). 0 No effect on SSI operation. 1 STCK to SRCK loop back enabled.

Table 46-24. SSI Test Register Field Descriptions (Continued)

Field	Description
5 TFS2RFS	Transmit Frame to Receive Frame Loop Back. This bit connects STFS (used as output) to SRFS (used as input). 0 No effect on SSI operation. 1 STFS to SRFS loop back enabled.
4–0 TXSTATE	Transmitter State Machine Status. These bits indicate the current status of the Transmit State Machine.

46.3.3.15 SSI Option Register (SOR)

NOTE

SSI Option Register is designed for debugging purpose only and is not intended for general user access.

See Figure 46-22 for illustration of valid bits in SSI Option Register and Table 46-25 for description of the bit fields for the register.

0xBASE_34 (SOR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	CLKOFF	RX_CLR	TX_CLR	INIT	WAIT[1:0]		SYNRST
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-22. SSI Option Register

Table 46-25. SSI Option Register Field Descriptions

Field	Description
31–7	Reserved
6 CLKOFF	Clock Off. This bit is used to turn off the ipg_clk to further reduce power consumption. 0 No effect on SSI operation. 1 Turn off ipg_clk.
5 RX_CLR	Receiver Clear. This bit flushes the contents of Rx FIFOs. It is always read as cleared (‘0’). 0 No effect on SSI operation. 1 Flush Rx FIFOs.

Table 46-25. SSI Option Register Field Descriptions (Continued)

Field	Description
4 TX_CLR	Transmitter Clear This bit flushes the contents of Tx FIFOs. It is always read as cleared ('0'). 0 No effect on SSI operation. 1 Flush Tx FIFOs. **It is recommended that we flush Tx-FIFOs after re-enabling Transmission.
3 INIT	Initialize. The setting of this bit causes the SSI state machine to reset. 0 No effect on SSI operation. 1 Initialize SSI state machine.
2–1 WAIT[1:0]	Wait. These bits control the number wait states to be added to all transactions between the Core and SSI. The value of these bits ranges from '00' (no wait states) to '11' (three wait states).
0 SYNRST	Frame Sync Reset. This bit automatically resets the accumulation of data in Receive Data Registers (SRX0/1) and Receive FIFOs (RXFIFO 0/1) on the next frame synchronization. 0 Data accumulation not affected. 1 Reset data accumulation on Frame Synchronization.

46.3.3.16 SSI AC97 Control Register (SACNT)

See Figure 46-23 for illustration of valid bits in SSI AC97 Control Register and Table 46-26 for description of the bit fields for the register.

0xBASE_38 (SACNT) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	FRDIV[5:0]						WR	RD	TIF	FV	AC97EN
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-23. SSI AC97 Control Register

Table 46-26. SSI AC97 Control Register Field Descriptions

Field	Description
31–11	Reserved
10–5 FRDIV[5:0]	Frame Rate Divider. These bits control the frequency of AC97 data transmission/reception. They are programmed with the number of frames for which the SSI should be idle, after operating in one frame. Through these bits, AC97 frequency of operation, from 48 KHz (000000) to 1 KHz (101111) can be achieved. Sample Value: 001010 (10 Decimal) = SSI will operate once every 11 frames.

Table 46-26. SSI AC97 Control Register Field Descriptions (Continued)

Field	Description
4 WR	Write Command. This bit specifies whether the next frame will carry an AC97 Write Command or not. The programmer should take care that only one of the bits (WR or RD) is set at a time. When this bit is set, the corresponding tag bits (corresponding to Command Address and Command Data slots of the next Tx frame) are automatically set. This bit is automatically cleared by the SSI after completing transmission of a frame. 0 Next frame will not have a Write Command. 1 Next frame will have a Write Command.
3 RD	Read Command. This bit specifies whether the next frame will carry an AC97 Read Command or not. The programmer should take care that only one of the bits (WR or RD) is set at a time. When this bit is set, the corresponding tag bit (corresponding to Command Address slot of the next Tx frame) is automatically set. This bit is automatically cleared by the SSI after completing transmission of a frame. 0 Next frame will not have a Read Command. 1 Next frame will have a Read Command.
2 TIF	Tag in FIFO. This bit controls the destination of the information received in AC97 tag slot (Slot #0). 0 Tag info stored in SATAG register. 1 Tag info stored in Rx FIFO 0.
1 FV	Fixed/Variable Operation. This bit selects whether the SSI is in AC97 Fixed mode or AC97 Variable mode. 0 AC97 Fixed Mode. 1 AC97 Variable Mode.
0 AC97EN	AC97 Mode Enable. This bit is used to enable SSI AC97 operation. See Section 46.1.2.5 for details of AC97 operation. 0 AC97 mode disabled. 1 SSI in AC97 mode.

46.3.3.17 SSI AC97 Command Address Register (SACADD)

See Figure 46-24 for illustration of valid bits in SSI AC97 Command Address Register and Table 46-27 for description of the bit fields for the register.

0xBASE_3C (SACADD) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	SACADD[18:16]		
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SACADD[15:0]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-24. SSI AC97 Command Address Register

Table 46-27. SSI AC97 Command Address Register Field Descriptions

Field	Description
31–19	Reserved
18–0 SACADD	AC97 Command Address. These bits store the Command Address Slot information (bit 19 of the slot is sent in accordance with the Read and Write Command bits in SACNT register). These bits can be updated by a direct write from the Core. They are also updated with the information received in the incoming Command Address Slot. If the contents of these bits change due to an update, the CMDAU bit in SISR is set.

46.3.3.18 SSI AC97 Command Data Register (SACDAT)

See Figure 46-25 for illustration of valid bits in SSI AC97 Command Data Register and Table 46-28 for description of the bit fields for the register.

0xBASE_40 (SACDAT) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	SACDAT[19:16]			
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SACDAT[15:0]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-25. SSI AC97 Command Data Register

Table 46-28. SSI AC97 Command Data Register

Field	Description
31–20	Reserved
19–0 SACDAT	AC97 Command Data. The outgoing Command Data Slot carries the information contained in these bits. These bits can be updated by a direct write from the Core. They are also updated with the information received in the incoming Command Data Slot. If the contents of these bits change due to an update, the CMDDU bit in SISR is set. These bits are transmitted only during AC97 Write Command. During AC97 Read Command, 0x00000 is transmitted in time slot #2.

46.3.3.19 SSI AC97 Tag Register (SATAG)

See Figure 46-26 for illustration of valid bits in SSI AC97 Tag Register and Table 46-29 for description of the bit fields for the register.

0xBASE_44 (SATAG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SATAG[15:0]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-26. SSI AC97 Tag Register

Table 46-29. SSI AC97 Tag Register Field Descriptions

Field	Description
31–16	Reserved
15–0 SATAG	AC97 Tag Value. Writing to this register (by the Core) sets the value of the Tx-Tag in AC97 fixed mode of operation. On a read, the Core gets the Rx-Tag Value received (in the last frame) from the Codec. If TIF bit in SACNT register is set, the TAG value is also stored in Rx-FIFO in addition to SATAG register. When the received Tag value changes, the RXT bit in SISR register is set. Bits SATAG[1:0] convey the Codec -ID. In current implementation only Primary Codecs are supported. Thus writing value 2'b00 to this field is mandatory.

46.3.3.20 SSI Transmit Time Slot Mask Register (STMSK)

See Figure 46-27 for illustration of valid bits in SSI Transmit Time Slot Register and Table 46-30 for description of the bit fields for the register.

0xBASE_48 (STMSK) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	STMSK[31:16]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	STMSK[15:0]															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-27. SSI Transmit Time Slot Mask Register

Table 46-30. SSI Transmit Time Slot Mask Register Field Descriptions

Field	Description
31–0 STMSK	Transmit Mask. These bits indicate which slot has been masked in the current frame. The Core can write to this register to control the time slots in which the SSI transmits data. Each bit has info corresponding to the respective time slot in the frame. Transmit mask bits should not be used in I2S Slave mode of operation. STMSK register value must be set before enabling Transmission. 0 Valid Time Slot. 1 Time Slot masked (no data transmitted in this time slot).

46.3.3.21 SSI Receive Time Slot Mask Register (SRMSK)

See Figure 46-28 for illustration of valid bits in SSI Receive Time Slot Mask Register and Table 46-31 for description of the bit fields for the register.

0xBASE_4C (SRMSK) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SRMSK[31:16]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	SRMSK[15:0]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-28. SSI Receive Time Slot Mask Register

Table 46-31. SSI Receive Time Slot Mask Register Field Descriptions

Field	Description
31–0 SRMSK	Receive Mask. These bits indicate which slot has been masked in the current frame. The Core can write to this register to control the time slots in which the SSI receives data. Each bit has info corresponding to the respective time slot in the frame. SRMSK register value must be set before enabling Receiver.Receive mask bits should not be used in I2S Slave mode of operation. 0 Valid Time Slot. 1 Time Slot masked (no data received in this time slot).

46.3.3.22 SSI AC97 Channel Status Register (SACCST)

See Figure 46-29 for illustration of valid bits in SSI AC97 Channel Status Register and Table 46-32 for description of the bit fields for the register.

0xBASE_50 (SACCST) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	SACCST[9:0]									
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-29. SSI AC97 Channel Status Register

Table 46-32. SSI AC97 Channel Status Register Field Descriptions

Field	Description
9–0 SACCST	AC97 Channel Status. These bits indicate which data slot has been enabled in AC97 variable mode operation. This register is updated in case the core enables/disables a channel through a write to SACCEN/SACCDIS register or the external codec enables a channel by sending a ‘1’ in the corresponding SLOTREQ bit. Bit [0] corresponds to the first data slot in an AC97 frame (Slot #3) and Bit [9] corresponds to the tenth data slot (slot #12). The contents of this register only have relevance while the SSI is operating in AC97 variable mode. Writes to this register result in an error response on the IP interface. 0 Data channel disabled. 1 Data channel enabled.

46.3.3.23 SSI AC97 Channel Enable Register (SACCEN)

See Figure 46-30 for illustration of valid bits in SSI AC97 Channel Enable Register and Table 46-33 for description of the bit fields for the register.

0xBASE_54 (SACCEN) Access: User write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W							SACCEN[9:0]									
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-30. SSI AC97 Channel Enable Register

Table 46-33. SSI AC97 Channel Enable Register Field Descriptions

Field	Description
9–0 SACCEN	AC97 Channel Enable. The Core writes a ‘1’ to these bits to enable an AC97 data channel. Writing a ‘0’ has no effect. Bit [0] corresponds to the first data slot in an AC97 frame (Slot #3) and Bit [9] corresponds to the tenth data slot (slot #12). Writes to these bits only have effect in the AC97 Variable mode of operation. These bits are always read as ‘0’ by the Core. 0 Write Has no effect. 1 Write Enables the corresponding data channel.

46.3.3.24 SSI AC97 Channel Disable Register (SACCDIS)

See Figure 46-31 for illustration of valid bits in SSI AC97 Channel Disable Register and Table 46-34 for description of the bit fields for the register.

0xBASE_58 (SACCDIS) Access: User write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W							SACCDIS[9:0]									
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 46-31. SSI AC97 Channel Disable Register

Table 46-34. SSI AC97 Channel Disable Register Field Descriptions

Field	Description
9–0 SACCDIS	AC97 Channel Disable. The Core writes a ‘1’ to these bits to disable an AC97 data channel. Writing a ‘0’ has no effect. Bit [0] corresponds to the first data slot in an AC97 frame (Slot #3) and Bit [9] corresponds to the tenth data slot (slot #12). Writes to these bits only have effect in the AC97 Variable mode of operation. These bits are always read as ‘0’ by the Core. 0 Write Has no effect. 1 Write Disables the corresponding data channel.

46.4 Functional Description

46.4.1 SSI Architecture

The Synchronous Serial Interface (SSI) is connected to chip pads through the Digital Audio Mux (AUDMUX) module or directly as well. The AUDMUX can be configured to connect the SSI module to the chip pads in various ways. See Figure 46-1 for a block diagram of the SSI.

46.4.2 SSI Clocking

The SSI uses the following clocks:

- Bit clock — Used to serially clock the data bits in and out of the SSI port. This clock is either generated internally (from ccm_ssi_clk) or taken from external clock source (through the Tx/Rx clock ports).
- Word clock — Used to count the number of data bits per word (8, 10, 12, 16, 18, 20, 22 or 24 bits). This clock is generated internally from the bit clock.

- Frame clock (Frame Sync) — Used to count the number of words in a frame. This signal can be generated internally from the bit clock, or taken from external source (from the Tx/Rx frame sync ports).
- Sys clock —In master mode, this is an integer multiple of frame clock. This is ccm_ssi_clk. It is used in cases when SSI has to provide the clock.

Care should be taken to ensure that the bit clock frequency (either internally generated by dividing the ccm_ssi_clk or sourced from external device through Tx/Rx clock ports) is never greater than 1/5 of the ipg_clk frequency.

In Normal mode (SCR[6:5]=00), the bit clock, used to serially clock the data, is visible on the Serial Transmit Clock (STCK) and Serial Receive Clock (SRCK) ports. The word clock is an internal clock used to determine when transmission of an 8, 10, 12, 16, 18, 20, 22 or 24 bit word has completed. The word clock in turn then clocks the frame clock, which counts the number of words in the frame. The frame clock can be viewed on the STFS and SRFS frame sync ports, because a frame sync is generated after the correct number of words in the frame have passed. In master and synchronous mode, the unused port SRCK is used as Serial Oversampling Clock (ccm_ssi_clk) enabled by the SCR register bit 15, SYS_CLK_EN. This Serial System Clock is an oversampling clock of the frame sync clock (STFS). In this mode, the word length (WL), Prescaler Range (PSR), Prescaler Modulus (PM) and Frame rate (DC) selects the ratio of ccm_ssi_clk to sampling clock STFS. In case of I2S mode, the oversampling clock ccm_ssi_clk can be made available on this port if the SYS_CLK_EN bit is set. The relationship between the clocks and the dividers is shown in Figure 46-32 (“SSI Clocking”). The bit clock can be received from an SSI clock port or can be generated from the ccm_ssi_clk through a divider, as shown in Figure 46-33 (“SSI Transmit Clock Generator Block Diagram”).



Figure 46-32. SSI Clocking

46.4.2.1 SSI Clock and Frame Sync Generation

Data clock and frame sync signals can be generated internally, or can be obtained from external sources. If internally generated, the SSI clock generator is used to derive bit clock and frame sync signals from the ccm_ssi_clk clock. The SSI clock generator consists of a selectable, fixed prescaler and a programmable prescaler for bit rate clock generation. In Gated Clock mode, the data clock is valid only when data is being transmitted. Otherwise the clock port is pulled to the inactive state. A programmable frame rate divider and a word length divider are used for frame rate sync signal generation.

Figure 46-33 shows a block diagram of the clock generator for the transmit section. The serial bit clock can be internal or external, depending on the Transmit Direction (TXDIR) bit in the SSI Transmit Configuration Register (STCR). The receive section contains an equivalent clock generator circuit.



Figure 46-33. SSI Transmit Clock Generator Block Diagram

See Figure 46-34 shows the Frame Sync Generator block for the transmit section. When internally generated, both receive and transmit frame sync are generated from the word clock and are defined by the Frame Rate Divider (DC[4:0]) bits and the Word Length (WL[3:0]) bits of the SSI Transmit Clock Control Register (STCCR). The receive section contains an equivalent circuit for the Frame Sync Generator.



Figure 46-34. SSI Transmit Frame Sync Generator Block Diagram

46.4.2.2 DIV2, PSR and PM Bit Description

The bit clock frequency can be calculated from the SSI Serial System Clock (ccm_ssi_clk) using the equation in Figure 46-35.

NOTE

You must ensure that the bit-clock frequency must be 5 times the ipg_clk frequency. The oversampling clock frequency can go up to ipg_clk frequency. Bits DIV2, PSR and PM should not be all set to zero at the same time.

$$f_{INT\_BIT\_CLK} = f_{ccm\_ssi\_clk} / [(DIV2 + 1) \times (7 \times PSR + 1) \times (PM + 1) \times 2]$$

where PM=PM[7:0]

$$f_{FRAME\_SYN\_CLK} = (f_{INT\_BIT\_CLK}) / [(DC + 1) \times WL]$$

where DC = DC[4:0] and WL = 8, 10, 12, 16, 18, 20, 22, 24

Figure 46-35. SSI Bit Clock Equation

For example, if the SSI oversampling clock (ccm_ssi_clk) is 12.288, in 8-bit word Normal mode with DC[4:0] set to 1 (00001), PM[7:0] set to 47 (0010 1111), the PSR bit cleared, DIV2 bit set to 1, a bit clock rate of 12.288 Mhz / [1 x 4 x 48] = 64 kHz is generated. Since the 8-bit word rate is equal to one (i.e. normal mode), the sampling rate (FS rate) would then be 64 kHz / [1 * 8] = 8 kHz.

In next example, the oversampling clock (ccm_ssi_clk) clock is 11.2896 Mhz. A 16-bit word Network mode with DC[4:0] set to 1 (00001), PM[7:0] set to 3 (0000 0011), the PSR bit is set to 0, DIV2 bit set to 0, and a 11.2896 MHz oversampling clock, a bit clock rate of 11.2896 Mhz / [1 x 2 x 4] = 1.4112 MHz is generated. Since the 16-bit word rate is equal to two, the sampling rate (FS rate) would be 1.4112 MHz / [2 * 16] = 44.1 kHz.

Table 46-35 shows programming examples for the clock dividers in the CRM and the SSI to support various bit clock (STCK) frequencies.

Table 46-35. SSI Bit Clock and Frame Rate as a Function of PSR, PM, and DIV2

Bits/ Word	Words/ Frame	Ideal Frame Rate (kHz)	PLL Freq (Mhz)	SSIDIV (in CRM)	MCLK/ ccm_ssi_clk Freq (Mhz)	DIV 2	PS R	PM	WL	DC	Actual Bit_Clk Freq (kHz) STCK	Target Bit_Clk Freq (kHz) STCK	Error (Hz)
16	1	8	294.912	48	12.288	0	0	47	7	0	128	128	0
16	2	8	294.912	48	12.288	0	0	23	7	1	256	256	0
16	4	8	294.912	48	12.288	0	0	11	7	3	512	512	0
16	1	12	294.912	48	12.288	0	0	31	7	0	192	192	0
16	2	12	294.912	48	12.288	0	0	15	7	1	384	384	0
16	4	12	294.912	48	12.288	0	0	7	7	3	768	768	0
16	1	16	294.912	48	12.288	0	0	23	7	0	256	256	0
16	2	16	294.912	48	12.288	0	0	11	7	1	512	512	0
16	4	16	294.912	48	12.288	0	0	5	7	3	1024	1024	0
16	1	24	294.912	48	12.288	0	0	15	7	0	384	384	0
16	2	24	294.912	48	12.288	0	0	7	7	1	768	768	0
16	4	24	294.912	48	12.288	0	0	3	7	3	1536	1536	0
16	1	32	294.912	48	12.288	0	0	11	7	0	512	512	0
16	2	32	294.912	48	12.288	0	0	5	7	1	1024	1024	0
16	4	32	294.912	48	12.288	0	0	2	7	3	2048	2048	0
16	1	48	294.912	48	12.288	0	0	15	7	0	768	768	0
16	2	48	294.912	48	12.288	0	0	3	7	1	1536	1536	0

Table 46-35. SSI Bit Clock and Frame Rate as a Function of PSR, PM, and DIV2 (Continued)

Bits/ Word	Words/ Frame	Ideal Frame Rate (kHz)	PLL Freq (Mhz)	SSIDIV (in CRM)	MCLK/ ccm_ssi_clk Freq (Mhz)	DIV 2	PS R	PM	WL	DC	Actual Bit_Clk Freq (kHz) STCK	Target Bit_Clk Freq (kHz) STCK	Error (Hz)
16	4	48	294.912	48	12.288	0	0	1	7	3	3072	3072	0
16	1	11.025	270.9504	48	11.2896	0	0	31	7	0	176.4	176.4	0
16	2	11.025	270.9504	48	11.2896	0	0	15	7	1	352.8	352.8	0
16	4	11.025	270.9504	48	11.2896	0	0	7	7	3	705.6	705.6	0
16	1	22.05	270.9504	48	11.2896	0	0	15	7	0	352.8	352.8	0
16	2	22.05	270.9504	48	11.2896	0	0	7	7	1	705.6	705.6	0
16	4	22.05	270.9504	48	11.2896	0	0	3	7	3	1411.2	1411.2	0
16	1	44.1	270.9504	48	11.2896	0	0	7	7	0	705.6	705.6	0
16	2	44.1	270.9504	48	11.2896	0	0	3	7	1	1411.2	1411.2	0
16	4	44.1	270.9504	48	11.2896	0	0	1	7	3	2822.4	2822.4	0

NOTE

Table 46-35 describes how various frame rates can be achieved with the PLL0/1 supplying a frequency of 294.912 MHz and 270.9504 MHz (with WL and DC settings as shown). Using PLL2 requires that these input frequencies be lowered by a factor of 2 (and the dividers be changed accordingly). Using the MRCG allows the input frequency to be lowered by a factor of 4 (provided the dividers are changed accordingly). These clocks are recommended as convenient starting points but the system allows for other input clock frequencies as well.

Table 46-35 below shows programming of the CRM and SSI dividers in order to generate the appropriate oversampling clock and BIT_CLK frequencies for various sampling rates. In these examples, the master mode is selected either by setting I2S master bit (SCR[6:5]=01) or individually programming the SSI in network, synchronous, transmit internal mode (the table specifically illustrates the I2S mode frequencies/sample rates). The oversampling clock is ccm_ssi_clk.

Note that the I2S master mode requires that a word length of 32 bits be used (regardless of the actual data type). Consequently, the fixed I2S frame rate of 64 bits per frame (word length (WL) can be any value) and DC of 1 are assumed.

46.4.3 Receive Interrupt Enable Bit Description

When the RIE and RE bit are set, the processor is interrupted when either of the SSI Receive FIFO Full (RFF0/1) bits in SISR is set (if the corresponding Receive FIFO is enabled). If the Receive FIFO is not enabled, the interrupt is generated when the corresponding SSI Receive Data Ready (RDR0/1) bit in the SISR is set. When the receive FIFO is enabled, a maximum of 15 values are available to be read (15 values per channel in Two-Channel mode). If not enabled, then one value can be read from the SRX register (one each in case of Two-Channel mode). If the RIE bit is cleared, these interrupts are disabled. However, the RFF0/1 and RDR0/1 bits still indicate the receive data register full condition. Reading the SRX registers

clears the RDR bits, thus clearing the pending interrupt. Two receive data interrupts (two per channel in case of Two-Channel mode) are available: receive data with exception status and receive data without exception. Table 46-36 and Table 46-37 show the conditions under which these interrupts are generated.

Table 46-36. SSI Receive Data 1 Interrupts

Interrupt	RIE	ROE0	RFF0/RDR0
Receive Data 1(with Exception Status)	1	1	1
Receive Data 1(without exception)	1	0	1

Table 46-37. SSI Receive Data 0 Interrupts

Interrupt	RIE	ROE1	RFF1/RDR1
Receive Data 0 (with Exception Status)	1	1	1
Receive Data 0 (without exception)	1	0	1

46.4.4 Transmit Interrupt Enable Bit Description

The SSI Transmit Interrupt Enable (TIE) control bit determines whether the processor is interrupted when the SSI transmitter needs to be serviced. When the TIE and TE bits are set, the program controller is interrupted when either of the SSI Transmit FIFO Empty (TFE0/1) flags in SISR are set (if corresponding Transmit FIFO is enabled). If the corresponding Transmit FIFO is not enabled, an interrupt is generated when the corresponding SSI Transmit Data Register Empty (TDE0/1) flag in the SISR is set and Transmit Enable (TE) bit is set.

When Transmit FIFO 0 is enabled, a maximum of 15 values can be written to the SSI (15 per channel in case of Two-Channel mode, using Tx FIFO 1). If not enabled, then one value can be written to the STX0 register (one per channel in case of Two-Channel mode using STX1). When the TIE bit is cleared, all transmit interrupts are disabled. However, the TDE0/1 bits always indicate the corresponding STX register empty condition, even when the transmitter is disabled by the Transmit Enable (TE) bit (in the SCR). Writing data to the STX clears the corresponding TDE bit, thus clearing the interrupt. Two transmit data interrupts are available (four in case of Two-Channel mode, two per channel): transmit data with exception status and transmit data without exceptions. Table 46-38 and Table 46-39 show the conditions under which these interrupts are generated.

Table 46-38. SSI Transmit Data 1 Interrupts

Interrupt	TIE	TUE1	TFE1/TDE1
Transmit Data 1 (with Exception Status)	1	1	1
Transmit Data 1 (without exception)	1	0	1

Table 46-39. SSI Transmit Data 0 Interrupts

Interrupt	TIE	TUE0	TFE0/TDE0
Transmit Data 0 (with Exception Status)	1	1	1
Transmit Data 0 (without exception)	1	0	1

46.4.5 Internal Frame and Clock Shutdown

During transmit/receive operation, disabling TE/RE will ensure that data transmission/reception stops after current frame ends following which TFRC/RFRC Status bits will get set to indicate the Frame Completion State. If TE is disabled 4 clock cycles before the next frame, extra frame generated are invalid frames. TFR_CLK_DIS/RFR_CLK_DIS bit is set in the current or any of the previous frames, SSI will stop driving the STFS/SRFS and STCK/SRCK signals after the current frame ends.

If TFR_CLK_DIS/RFR_CLK_DIS bit is not set, SSI will continue generating STFS/SRFS and STCK/SRCK signals (in case direction is from SSI), which then can be disabled by writing '1' to TFR_CLK_DIS/RFR_CLK_DIS bit. SSI will then stop driving these signals after end of frame is reached following which TFRC/RFRC status bits will get set to indicate the Frame Completion State.

Figure 46-36 is an illustration of transmission case where TXDIR and TFDIR are both set to '1'. In this case TE is disabled with TFR_CLK_DIS bit set in current or any of the previous frames.



Figure 46-36. TFR_CLK_DIS assertion in current or previous frame as TE disable

Figure 46-37 is an illustration of transmission case where TXDIR and TFDIR are both set to '1'. In this case TFR_CLK_DIS bit is set after few frames of disabling TE. TFRC (Transmit Frame Complete) is set at frame boundary after TE is cleared. Once software services this interrupt and sets TFR_CLK_DIS bit later, TFRC bit is again set at next frame boundary.



Figure 46-37. TFR_CLK_DIS Assertion in Subsequent Frame after Disabling TE

46.4.6 IP Bus Interface

The SSI has an IP Bus interface compatible with SRS 3.0.2 in order to provide a control and data interface. This interface is used by both the processor and DMA controller.

46.4.6.1 Transfer Lengths Supported

The IP Bus interface of the SSI only supports 32-bit transfers with all SSI registers other than STX0, STX1, SRX0, and SRX1 (that is, the data registers). With the exception of the data registers, using 8-bit and 16-bit transactions could result in undesired behavior but will not result in a transfer bus error. The data registers (STX0, STX1, SRX0, and SRX1) support 8-bit, 16-bit, and 32-bit transfer lengths without restrictions.

46.4.6.2 Transfer Bus Errors

Transfer bus errors are generated upon response to the following:

- Write transfer to a read-only register.
- Read or write access to a register space beyond the last populated register of the SSI in its memory map (up until the end of the allocated memory address range of the SSI).

46.4.6.3 Clock Rate

The IP Bus clock frequency must be at least five times the serial bit clock frequency.

46.5 Initialization/Application Information

The SSI is affected by the following types of reset:

- Power-on Reset—The Power-on reset is generated by asserting the RESET port. The Power-on reset clears the SSIEN bit in SCR, which disables the SSI. All other status and control bits in the SSI are affected as described in SSI Programming Model in Section 46.3.
- SSI Reset—The SSI reset is generated when the SSIEN bit in the SCR is cleared. The SSI status bits are preset to the same state produced by the Power-on reset. The SSI control bits are unaffected. The control bits in the SCR are also unaffected. The SSI reset is useful for selective reset of the SSI without changing the present SSI control bits and without affecting the other peripherals.

The correct sequence to initialize the SSI is as follows:

1. Issue a Power-on or SSI reset (SCR[SSIEN]=0).
2. Disable SSI clocks (ipg_clk, ccm_ssi_clk).
3. Set all control bits for configuring the SSI (see Table 46-40 for the list of “SSI Control Bits Requiring SSI to be Disabled Before Change”).
4. Enable appropriate interrupts/DMA requests through SIER.
5. Set the SCR[SSIEN] bit (=1) to enable the SSI.
6. Enable SSI clocks (ipg_clk, ccm_ssi_clk), as required.
7. In case of AC97 mode, set the SACNT[AC97EN] bit after programming the SATAG register (if needed, for AC97 Fixed mode).
8. In case of AC97 fixed mode, do not program the slot request bits without programming the frame valid bits in SATAG register.
9. In case of gated mode of operation refer Table 46-5.
10. Set SCR[TE/RE] bits.
11. To ensure proper operation of the SSI, use the “Power-on or SSI reset before changing any of the SSI Control” bits listed in Table 46-40).

NOTE

These control bits should not be changed when SSI is enabled

Table 46-40. SSI Control Bits Requiring SSI to be Disabled Before Change

Control Register	Bit
SCR	[9]=CLK_IST [8]=TCH_EN [7]=SYS_CLK_EN [6:5]=I2S_MODE [4]=SYN [3]=NET
SIER	[22]=RDMAE [20]=TDMAE

Table 46-40. SSI Control Bits Requiring SSI to be Disabled Before Change (Continued)

Control Register	Bit
SRCR STCR	[9]=RXBIT0 [9]=TXBIT0 [8]=RFEN1 [8]=TFEN1 [7]=RFEN0 [7]=TFEN0 [6]=RFDIR [6]=TFDIR [5]=RXDIR [5]=TXDIR [4]=RSHFD [4]=TSHFD [3]=RSCKP [3]=TSCKP [2]=RFSI [2]=TFSI [1]=RFSL [1]=TFSL [0]=REFS [0]=TEFS
SRCCR STCCR	[16]=WL3 [15]=WL2 [14]=WL1 [13]=WL0
SACNT	[1]=FV [10:5]=FRDIV
PHCONFIG	[10:7]=CLKSRCSEL [0:2]=GAINSEL

Chapter 47
Universal Asynchronous Receiver/Transmitter (UART)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

47.1 Overview

This section briefly introduces the module. The full description of the module is in Section 47.4, "Functional Description."

This section includes a top level diagram that shows the functional organization of the module, including all off-chip signals. Figure 47-1 shows the block diagram.



Figure 47-1. UART Block Diagram

47.1.1 Features

The UART includes the following features:

- High-speed TIA/EIA-232-F compatible
- 7 or 8 data bits
- 1 or 2 stop bits
- Programmable parity (even, odd, and no parity)
- Hardware flow control support for request to send ($\overline{\text{RTS}}$) and clear to send ($\overline{\text{CTS}}$) signals
- Edge-selectable $\overline{\text{RTS}}$ and edge-detect interrupts
- Status flags for various flow control and FIFO states
- Serial IR interface low-speed, IrDA-compatible (up to 115.2 Kbit/s).
- Voting logic for improved noise immunity (16x oversampling)
- Transmitter FIFO empty interrupt suppression
- UART internal clocks enable/disable
- Auto baud rate detection (up to 115.2 Kbit/s)
- Receiver and transmitter enable/disable for power saving
- DCE/DTE capability
- $\overline{\text{RTS}}$, IrDA asynchronous wake (AIRINT), receive asynchronous wake (AWAKE), $\overline{\text{RI}}$ (DTE only), $\overline{\text{DCD}}$ (DTE only), $\overline{\text{DTR}}$ (DCE only) and $\overline{\text{DSR}}$ (DTE only) interrupts wake the processor from STOP mode
- Maskable interrupts
- Two DMA Requests (TxFIFO DMA Request and RxFIFO DMA Request)
- Escape character sequence detection
- Software reset ($\overline{\text{SRST}}$)
- Two independent, 32-entry FIFOs for transmit and receive
- The peripheral clock can be totally asynchronous with the module clock. The module clock determines baud rate. This allows frequency scaling on peripheral clock (such as during DVFS mode) while remaining the module clock frequency and baud rate.

47.1.2 Modes of Operation

The UART includes the following modes of operation:

- Serial RS-232 NRZ format.
- IrDA

47.2 External Signals

Table 47-1 lists conventions for representing signals.

Table 47-1. Module Signal Conventions

Category	Convention	Example(s)
Off-chip signal	Uppercase (all capital letters)	TXD
Internal signal[1]	Lowercase italics	*core_int*
Active low signal	_B (_b) suffix or overbar	RESET_EN_B or $\overline{\text{RESET\_EN}}$
Range of bussed or commonly named signals	Beginning and end points of the range are: • Separated by a colon. • Surrounded by square brackets.	ADDR[31:0] CSE_B[7:0] or $\overline{\text{CSE}}$[7:0]
Individual signal in a range of bussed or commonly named signals	Individual number in the range appears without a colon or square brackets	ADDR31 CSE0_B or $\overline{\text{CSE0}}$

[1] Internal signals are for reference only in descriptions of internal module or SoC functionality.

Table 47-2 describes all UART signals that connect off-chip.

47.2.1 Detailed Signal Descriptions

Table 47-2. Off-Chip Module Signals

Signal name	I/O	Active state	Description	Reset state
Serial / IrDA Signals				
RXD	I		Serial / infrared data receive	
TXD	O		Serial/infrared data transmit	High
Modem Control Signals				
$\overline{\text{CTS}}$	O	Low	Clear to send	High
$\overline{\text{RTS}}$	I	Low	Request to send	
$\overline{\text{DSR}}$	I/O	Low	Data set ready	High
$\overline{\text{DCD}}$	I/O	Low	Data carrier detected	High
$\overline{\text{DTR}}$	I/O	Low	Data terminal ready	
$\overline{\text{RI}}$	I/O	Low	Ring indicator	High
Interrupts				
interrupt_uart	O	Low	UART interrupt	High
DMA Requests				
dma_req_rx	O	Low	Receiver DMA request	High
dma_req_tx	O	Low	Transmitter DMA request	High
Clocks				
peripheral_clock	I		Peripheral clock	
module_clock	I		Clock source for the module's logic	
Special Signals				
stop_req	I	High	Module stop mode	
doze_req	I	High	Module doze mode	
debug_req	I	High	Module debug	

47.2.1.1 Serial / IrDA Signals

47.2.1.1.1 RXD — Data Receive

Input asynchronous data receive in Serial and IrDA modes.

47.2.1.1.2 TXD — Data Transmit

Output asynchronous data transmit in Serial and IrDA modes.

47.2.1.2 Modem Control Signals

47.2.1.2.1 $\overline{\text{CTS}}$ — Clear To Send

Output in DCE and DTE mode. This signal informs the remote modem that UART is ready to receive data.

47.2.1.2.2 $\overline{\text{RTS}}$ — Request To Send

Input in DCE and DTE mode. This signal informs UART that remote modem is ready to receive data.

47.2.1.2.3 $\overline{\text{DSR}}$ — Data Set Ready

Input in DTE mode. Indicates to UART that remote modem is operational.

Output in DCE mode. Indicates to remote modem that UART is operational.

47.2.1.2.4 $\overline{\text{DCD}}$ — Data Carrier Detected

Input in DTE mode. Indicates to UART that a good carrier is being received from the remote modem.

Output in DCE mode. Indicates to remote device that a good carrier is being received from the UART.

47.2.1.2.5 $\overline{\text{DTR}}$ — Data Terminal Ready

Input in DCE mode. Indicates to UART (in DCE mode) that remote device (in DTE mode) is operational.

Output in DTE mode. Indicates to remote modem (in DCE mode) that UART (in DTE mode) is operational.

47.2.1.2.6 $\overline{\text{RI}}$ — Ring Indicator

Input in DTE mode. Indicates to UART that remote modem is detecting a ringing tone.

Output in DCE mode. Indicates to remote device that UART is detecting a ringing tone.

47.2.1.3 Interrupt Signals

47.2.1.3.1 $\overline{\textit{interrupt\_uart}}$ — UART Interrupt

Output interrupt request.

47.2.1.4 DMA Request Signals

47.2.1.4.1 $\overline{\textit{dma\_req\_rx}}$ — Receiver DMA Request

Output DMA Request signal for receiver interface.

47.2.1.4.2 $\overline{\textit{dma\_req\_tx}}$ — Transmitter DMA Request

Output DMA Request signal for transmitter interface. Set at 0 when TXDMAEN (UCR1[3]) is at 1 and TRDY (USR1[13]) is also at 1.

47.2.1.5 Clock Signals

47.2.1.5.1 *peripheral_clock* — Peripheral Clock

See Section 47.4.2, “Clocks” for more information about *peripheral_clock*.

47.2.1.5.2 *module_clock* — Module Clock

See Section 47.4.2, “Clocks” for more information about *module_clock*.

47.2.1.6 Special Signals

47.2.1.6.1 *stop_req* — Stop Mode

Input stop mode. Indicates UART that MCU is going to enter in Stop Mode and clocks are going to stop running. See Section 47.4.8, “Low Power Modes” for more information about Stop Mode.

47.2.1.6.2 *doze_req* — Doze Mode

Input doze mode. MCU requests UART to switch in doze mode (power saving mode). See Section 47.4.8, “Low Power Modes” for more information about Doze Mode.

47.2.1.6.3 *debug_req* — Debug Mode

Input debug mode. Indicates UART it has to enter in debug mode. See Section 47.4.9, “UART Operation in System Debug State”, for more information about Debug Mode.

47.3 Memory Map and Register Definition

This section includes the module memory map and detailed descriptions of all registers.

47.3.1 Memory Map

Table 47-3 is the UART memory map.

Table 47-3. UART Memory Map

Offset Address (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (URXD)	UART Receiver Register	R	00– –	47.3.3.1/47-11
0x0004–0x003c	Reserved	—	—	—
0x0040 (UTXD)	UART Transmitter Register	W	00– –	47.3.3.2/47-12
0x0044–0x007c	Reserved	—	—	—
0x0080 (UCR1)	UART Control Register 1	R/W	0000	47.3.3.3/47-13
0x0084 (UCR2)	UART Control Register 2	R/W	0001	47.3.3.4/47-16

Table 47-3. UART Memory Map (Continued)

0x0088 (UCR3)	UART Control Register 3	R/W	0700	47.3.3.5/47-18
0x008c (UCR4)	UART Control Register 4	R/W	8000	47.3.3.6/47-20
0x0090 (UFCR)	UART FIFO Control Register	R/W	0801	47.3.3.7/47-22
0x0094 (USR1)	UART Status Register 1	R/W	2040	47.3.3.8/47-23
0x0098 (USR2)	UART Status Register 2	R/W	4028	47.3.3.9/47-25
0x009c (UESC)	UART Escape Character Register	R/W	002b	47.3.3.10/47-27
0x00a0 (UTIM)	UART Escape Timer Register	R/W	0000	47.3.3.11/47-28
0x00a4 (UBIR)	UART BRM Incremental Register	R/W	0000	47.3.3.12/47-29
0x00a8 (UBMR)	UART BRM Modulator Register	R/W	0000	47.3.3.13/47-30
0x00ac (UBRC)	UART Baud Rate Count Register	R	0004	47.3.3.14/47-30
0x00b0 (ONEMS)	UART One Millisecond Register	R/W	000000	47.3.3.15/47-31
0x00b4 (UTS)	UART Test Register	R/W	0060	47.3.3.16/47-32

47.3.2 Register Summary

Table 47-5 is the register summary table.

The UART supports 8-bit, 16-bit and 32-bit accesses to 32-bit memory-mapped addresses. Any access to unmapped memory location will yield a transfer error.

All the memory mapped registers are 32 bits wide, however as the 16 MSB are not used for all of the registers except the ONEMS register:

- For 32-bits write access, the 16 MSB are not taken into account for all of the registers except the ONEMS.
- For 32-bits read access the 16 MSB is read as 0 for all of the registers except the ONEMS.

The ONEMS register is expanded from 16 bits to 24 bits in order to support the high frequency of the BRM internal clock *ref_clk* (*module_clock* after divider). The ONEMS register can be accessed in the way of 8-bits, 16-bits or 32-bits.

- For 32-bits write access, the 8 MSB of the ONEMS is not taken into account.
- For 32-bits read access, the 8 MSB of the ONEMS is read as 0.

All registers except the ONEMS described in this section are for 16 LSB. The ONEMS register is for 24 LSB.

Figure 47-2 shows the key to the register fields and Table 47-4 shows the register figure conventions.



Figure 47-2. Key to Register Fields

Table 47-4. Register Figure Convention

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
r	Read only. Writing this bit has no effect.
w	Write only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

Table 47-5 shows the UART register summary.

Table 47-5. UART Register Summary

Offset Address (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (URXD)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	CHARRDY	ERR	OVRRUN	FRMERR	BRK	PRERR	0	0	RX_DATA							
	W																
0x0040 (UTXD)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0								
	W									TX_DATA							

Table 47-5. UART Register Summary (Continued)

Offset Address (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0080 (UCR1)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R W	ADEN	ADBR	TRDYEN	IDEN	ICD		RRDYEN	RXDMAEN	IREN	TXMPTYEN	RTSDEN	SNDBRK	TXDMAEN	ATDMAEN	DOZE	UARTEN
0x0084 (UCR2)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R W	ESCI	IRTS	CTSC	CTS	ESCEN	RTEC		PREN	PROE	STPB	WS	RTSEN	ATEN	TXEN	RXEN	SRST
0x0088 (UCR3)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R W	DPEC		DTREN	PARERREN	FRAERREN	DSR	DCD	RI	ADNIMP	RXDSEN	AIRINTEN	AWAKEN	DTRDEN	RXDMUXSEL	INVT	ACIEN
0x008c (UCR4)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R W	CTSTL						INVR	ENIRI	WKEN	IDDMAEN	IRSC	LPBYP	BKEN	BKEN	OREN	DREN
0x0090 (UFCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R W	TXTL						RFDIV			DCEDTE	RXTL					
0x0094 (USR1)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	PARITYERR	RTSS	TRDY	RTSD	ESCF	FRAMERR	RRDY	AGTIM	DTRD	RXDS	AIRINT	AWAKE	0	0	0	0
	W	w1c			w1c	w1c	w1c		w1c	w1c		w1c	w1c				

Table 47-5. UART Register Summary (Continued)

Offset Address (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0098 (USR2)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	ADET	TXFE	DTRF	IDLE	ACST	RIDELT	RIIN	IRINT	WAKE	DCDDELT	DCDIN	RTSF	TXDC	BRCD	ORE	RDR
	W	w1c		w1c	w1c	w1c	w1c		w1c	w1c	w1c		w1c		w1c	w1c	
0x009c (UESC)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	0	0	0	0	ESC_CHAR							
	W																
0x00a0 (UTIM)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	0	0	TIM											
	W																
0x00a4 (UBIR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	INC															
	W																
0x00a8 (UBMR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	MOD															
	W																
0x00ac (UBRC)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	BCNT															
	W																
0x00b0 (ONEMS)	R	0	0	0	0	0	0	0	0								
	W																
	R	ONEMS															
	W																

Table 47-5. UART Register Summary (Continued)

Offset Address (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00b4 (UTS)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	W																
	R	0	0	FRCPERR	LOOP	DBGEN	LOOPIR	RXDBG	0	0	TXEMPTY	RXEMPTY	TXFULL	RXFULL	0	0	SOFTRST
	W																

47.3.3 Register Descriptions

This section provides detailed descriptions of the UART registers.

47.3.3.1 UART Receiver Register (URXD)

See Figure 47-3 for illustration of valid bits in the UART Receiver Register and Table 47-6 for description of the bit fields.

0x0000 (URXD) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CHARRDY	ERR	OVRRUN	FRMERR	BRK	PRERR	0	0	RX_DATA							
W																
RESET	0	0	0	0	0	0	0	0	—	—	—	—	—	—	—	—

Figure 47-3. UART Receiver Register

Table 47-6. UART Receiver Register Field Descriptions

Field	Description
31–16	Reserved
15 CHARRDY	Character Ready. This read-only bit indicates an invalid read when the FIFO becomes empty and software tries to read the same old data. This bit should not be used for polling for data written to the RX FIFO. 0 Character in RX_DATA field and associated flags are invalid. 1 Character in RX_DATA field and associated flags valid and ready for reading.

Table 47-6. UART Receiver Register Field Descriptions (Continued)

Field	Description
14 ERR	Error Detect. Indicates whether the character present in the RX_DATA field has an error (OVRRUN, FRMERR, BRK or PRERR) status. The ERR bit is updated and valid for each received character. 0 No error status was detected 1 An error status was detected
13 OVRRUN	Receiver Overrun. This read-only bit, when HIGH, indicates that the corresponding character was stored in the last position (32nd) of the Rx FIFO. Even if a 33rd character has not been detected, this bit will be set to '1' for the 32nd character. 0 No RxFIFO overrun was detected 1 A RxFIFO overrun was detected
12 FRMERR	Frame Error. Indicates whether the current character had a framing error (a missing stop bit) and is possibly corrupted. FRMERR is updated for each character read from the RxFIFO. 0 The current character has no framing error 1 The current character has a framing error
11 BRK	BREAK Detect. Indicates whether the current character was detected as a BREAK character. The data bits and the stop bit are all 0. The FRMERR bit is set when BRK is set. When odd parity is selected, PRERR is also set when BRK is set. BRK is valid for each character read from the RxFIFO. 0 The current character is not a BREAK character 1 The current character is a BREAK character
10 PRERR	Parity Error. Indicates whether the current character was detected with a parity error and is possibly corrupted. PRERR is updated for each character read from the RxFIFO. When parity is disabled, PRERR always reads as 0. 0 = No parity error was detected for data in the RX_DATA field 1 = A parity error was detected for data in the RX_DATA field
9–8	Reserved
7–0 RX_DATA	Received Data. Holds the received character. In 7-bit mode, the most significant bit (MSB) is forced to 0. In 8-bit mode, all bits are active.

NOTE

The UART yields a transfer error on the peripheral bus when core is reading URXD register with receive interface disabled (RXEN=0 or UARTEN=0).

47.3.3.2 UART Transmitter Register (UTXD)

See Figure 47-4 for illustration of valid bits in the UART Transmitter Register and Table 47-7 for description of the bit fields.

0x0040 (UTXD) Access: User write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0								
W									TX_DATA							
RESET	0	0	0	0	0	0	0	0	—	—	—	—	—	—	—	—

Figure 47-4. UART Transmitter Register

Table 47-7. UART Transmitter Register Field Descriptions

Field	Description
31–16	Reserved
15–8	Reserved
7–0 TX_DATA	Transmit Data. Holds the parallel transmit data inputs. In 7-bit mode, D7 is ignored. In 8-bit mode, all bits are used. Data is transmitted least significant bit (LSB) first. A new character is transmitted when the TX_DATA field is written. The TX_DATA field must be written only when the TRDY bit is high to ensure that corrupted data is not sent.

NOTE

The UART yields a transfer error on the peripheral bus when core is writing into URXD register with transmit interface disabled (TXEN=0 or UARTEN=0).

Memory space between URXD and UTXD registers is reserved. Any read or write access to this space will be considered as an invalid access and yield a transfer error.

47.3.3.3 UART Control Register 1 (UCR1)

See Figure 47-5 for illustration of valid bits in the UART Control Register 1 and Table 47-8 for description of the bit fields.

0x0080 (UCR1) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ADEN	ADBR	TRDY EN	IDEN	ICD		RRDY EN	RXD MAE N	IREN	TXMP TYEN	RTSD EN	SNDB RK	TXD MAE N	ATDM AEN	DOZE	UAR TEN
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-5. UART Control Register 1

Table 47-8. UART Control Register 1 Field Descriptions

Field	Description
31–16	Reserved
15 ADEN	Automatic Baud Rate Detection Interrupt Enable. Enables/Disables the automatic baud rate detect complete (ADET) bit to generate an interrupt (*interrupt_uart* = 0). 0 Disable the automatic baud rate detection interrupt 1 Enable the automatic baud rate detection interrupt
14 ADBR	Automatic Detection of Baud Rate. Enables/Disables automatic baud rate detection. When the ADBR bit is set and the ADET bit is cleared, the receiver detects the incoming baud rate automatically. The ADET flag is set when the receiver verifies that the incoming baud rate is detected properly by detecting an ASCII character “A” or “a” (0x61 or 0x41). 0 Disable automatic detection of baud rate 1 Enable automatic detection of baud rate
13 TRDYEN	Transmitter Ready Interrupt Enable. Enables/Disables the transmitter Ready Interrupt (TRDY) when the transmitter has one or more slots available in the TxFIFO. The fill level in the TXFIFO at which an interrupt is generated is controlled by TxTL bits. When TRDYEN is negated, the transmitter ready interrupt is disabled. **Note:** An interrupt will be issued as long as TRDYEN and TRDY are high even if the transmitter is not enabled. In general, user should enable the transmitter before enabling the TRDY interrupt. 0 Disable the transmitter ready interrupt 1 Enable the transmitter ready interrupt
12 IDEN	Idle Condition Detected Interrupt Enable. Enables/Disables the IDLE bit to generate an interrupt (*interrupt_uart* = 0). 0 Disable the IDLE interrupt 1 Enable the IDLE interrupt
11–10 ICD	Idle Condition Detect. Controls the number of frames RXD is allowed to be idle before an idle condition is reported. 00 Idle for more than 4 frames 01 Idle for more than 8 frames 10 Idle for more than 16 frames 11 Idle for more than 32 frames

Table 47-8. UART Control Register 1 Field Descriptions (Continued)

Field	Description
9 RRDYEN	Receiver Ready Interrupt Enable. Enables/Disables the RRDY interrupt when the RxFIFO contains data. The fill level in the RxFIFO at which an interrupt is generated is controlled by the RXTL bits. When RRDYEN is negated, the receiver ready interrupt is disabled. 0 Disables the RRDY interrupt 1 Enables the RRDY interrupt
8 RXDMAEN	Receive Ready DMA Enable. Enables/Disables the receive DMA request $\overline{dma\_req\_rx}$ when the receiver has data in the RxFIFO. The fill level in the RxFIFO at which a DMA request is generated is controlled by the RXTL bits. When negated, the receive DMA request is disabled. 0 Disable DMA request 1 Enable DMA request
7 IREN	Infrared Interface Enable. Enables/Disables the IR interface. See the IR interface description in Section 47.4.7, "Infrared Interface," for more information. 0 Disable the IR interface 1 Enable the IR interface
6 TXMPTYEN	Transmitter Empty Interrupt Enable. Enables/Disables the transmitter FIFO empty (TXFE) interrupt. $\overline{interrupt\_uart}$. When negated, the TXFE interrupt is disabled. **Note:** An interrupt will be issued as long as TXMPTYEN and TXFE are high even if the transmitter is not enabled. In general, user should enable the transmitter before enabling the TXFE interrupt. 0 Disable the transmitter FIFO empty interrupt 1 Enable the transmitter FIFO empty interrupt
5 RTSDEN	RTS Delta Interrupt Enable. Enables/Disables the RTSD interrupt. The current status of the $\overline{RTS}$ pin is read in the RTSS bit. 0 Disable RTSD interrupt 1 Enable RTSD interrupt
4 SNDBRK	Send BREAK. Forces the transmitter to send a BREAK character. The transmitter finishes sending the character in progress (if any) and sends BREAK characters until SNDBRK is reset. Because the transmitter samples SNDBRK after every bit is transmitted, it is important that SNDBRK is asserted high for a sufficient period of time to generate a valid BREAK. After the BREAK transmission completes, the UART transmits 2 mark bits. The user can continue to fill the TxFIFO and any characters remaining are transmitted when the BREAK is terminated. 0 Do not send a BREAK character 1 Send a BREAK character (continuous 0s)
3 TXDMAEN	Transmitter Ready DMA Enable. Enables/Disables the transmit DMA request $\overline{dma\_req\_tx}$ when the transmitter has one or more slots available in the TxFIFO. The fill level in the TxFIFO that generates the $\overline{dma\_req\_tx}$ is controlled by the TXTL bits. **Note:** A DMA request will be issued as long as TXDMAEN and TRDY are high even if the transmitter is not enabled. In general, user should enable the transmitter before enabling the transmit DMA request. 0 Disable transmit DMA request 1 Enable transmit DMA request
2 ATDMAEN	Aging DMA Timer Enable. Enables/Disables the receive DMA request $\overline{dma\_req\_rx}$ for the aging timer interrupt (triggered with AGTIM flag in USR1[8]). 0 Disable AGTIM DMA request 1 Enable AGTIM DMA request

Table 47-8. UART Control Register 1 Field Descriptions (Continued)

Field	Description
1 DOZE	DOZE. Determines the UART enable condition in the DOZE state. When *doze_req* input pin is at '1', (the CPU executes a doze instruction and the system is placed in the Doze State), the DOZE bit affects operation of the UART. While in the Doze State, if this bit is asserted, the UART is disabled. See the description in Section 47.4.8, "Low Power Modes." 0 The UART is enabled when in DOZE state 1 The UART is disabled when in DOZE state
0 UARTEN	UART Enable. Enables/Disables the UART. If UARTEN is negated in the middle of a transmission, the transmitter stops and pulls the TXD line to a logic 1. UARTEN must be set to 1 before any access to UTXD and URXD registers, otherwise a transfer error is returned. This bit can be set to 1 along with other bits in this register. There is no restriction to the sequence of programing this bit and other control registers. 0 Disable the UART 1 Enable the UART

47.3.3.4 UART Control Register 2 (UCR2)

See Figure 47-6 for illustration of valid bits in the UART Control Register 2 and Table 47-9 for description of the bit fields.

0x0084 (UCR2) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ESCI	IRTS	CTSC	CTS	ESCEN	RTEC		PREN	PROE	STPB	WS	RTSEN	ATEN	TXEN	RXEN	SRST
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 47-6. UART Control Register 2

Table 47-9. UART Control Register 2 Field Descriptions

Name	Description
31–16	Reserved
15 ESCI	Escape Sequence Interrupt Enable. Enables/Disables the ESCF bit to generate an interrupt. 0 Disable the escape sequence interrupt 1 Enable the escape sequence interrupt
14 IRTS	Ignore RTS Pin. Forces the RTS input signal presented to the transmitter to always be asserted (set to low), effectively ignoring the external pin. When in this mode, the RTS pin serves as a general purpose input. 0 Transmit only when the RTS pin is asserted 1 Ignore the RTS pin

Table 47-9. UART Control Register 2 Field Descriptions (Continued)

Name	Description
13 CTSC	CTS Pin Control. Controls the operation of the $\overline{CTS}$ output pin. When CTSC is asserted, the $\overline{CTS}$ output pin is controlled by the receiver. When the RxFIFO is filled to the level of the programmed trigger level and the start bit of the overflowing character (TRIGGER LEVEL + 1) is validated, the $\overline{CTS}$ output pin is negated to indicate to the far-end transmitter to stop transmitting. When the trigger level is programmed for less than 32, the receiver continues to receive data until the RxFIFO is full. When the CTSC bit is negated, the $\overline{CTS}$ output pin is controlled by the CTS bit. On reset, because CTSC is cleared to 0, the $\overline{CTS}$ pin is controlled by the CTS bit, which again is cleared to 0 on reset. This means that on reset the $\overline{CTS}$ signal is negated. 0 The $\overline{CTS}$ pin is controlled by the CTS bit 1 The $\overline{CTS}$ pin is controlled by the receiver
12 CTS	Clear to Send. Controls the $\overline{CTS}$ pin when the CTSC bit is negated. CTS has no function when CTSC is asserted. 0 The $\overline{CTS}$ pin is high (inactive) 1 The $\overline{CTS}$ pin is low (active)
11 ESCEN	Escape Enable. Enables/Disables the escape sequence detection logic. 0 Disable escape sequence detection 1 Enable escape sequence detection
10-9 RTEC	Request to Send Edge Control. Selects the edge that triggers the RTS interrupt. This has no effect on the RTS delta interrupt. RTEC has an effect only when RTSEN = 1 (see Table 47-23). 00 Trigger interrupt on a rising edge 01 Trigger interrupt on a falling edge 1X Trigger interrupt on any edge
8 PREN	Parity Enable. Enables/Disables the parity generator in the transmitter and parity checker in the receiver. When PREN is asserted, the parity generator and checker are enabled, and disabled when PREN is negated. 0 Disable parity generator and checker 1 Enable parity generator and checker
7 PROE	Parity Odd/Even. Controls the sense of the parity generator and checker. When PROE is high, odd parity is generated and expected. When PROE is low, even parity is generated and expected. PROE has no function if PREN is low. 0 Even parity 1 Odd parity
6 STPB	Stop. Controls the number of stop bits after a character. When STPB is low, 1 stop bit is sent. When STPB is high, 2 stop bits are sent. STPB also affects the receiver. 0 The transmitter sends 1 stop bit. The receiver expects 1 or more stop bits. 1 The transmitter sends 2 stop bits. The receiver expects 2 or more stop bits.
5 WS	Word Size. Controls the character length. When WS is high, the transmitter and receiver are in 8-bit mode. When WS is low, they are in 7-bit mode. The transmitter ignores bit 7 and the receiver sets bit 7 to 0. WS can be changed in-between transmission (reception) of characters, however not when a transmission (reception) is in progress, in which case the length of the current character being transmitted (received) is unpredictable. 0 7-bit transmit and receive character length (not including START, STOP or PARITY bits) 1 8-bit transmit and receive character length (not including START, STOP or PARITY bits)
4 RTSEN	Request to Send Interrupt Enable. Controls the RTS edge sensitive interrupt. When RTSEN is asserted and the programmed edge is detected on the $\overline{RTS}$ pin (the RTSF bit is asserted), an interrupt will be generated on the *interrupt_uart* pin. (See Table 47-23.) 0 Disable request to send interrupt 1 Enable request to send interrupt

Table 47-9. UART Control Register 2 Field Descriptions (Continued)

Name	Description
3 ATEN	Aging Timer Enable. This bit is used to enable the aging timer interrupt (triggered with AGTIM) 0 AGTIM interrupt disabled 1 AGTIM interrupt enabled
2 TXEN	Transmitter Enable. Enables/Disables the transmitter. When TXEN is negated the transmitter is disabled and idle. When the UARTEN and TXEN bits are set the transmitter is enabled. If TXEN is negated in the middle of a transmission, the UART disables the transmitter immediately, and starts marking 1s. The transmitter FIFO cannot be written when this bit is cleared. 0 Disable the transmitter 1 Enable the transmitter
1 RXEN	Receiver Enable. Enables/Disables the receiver. When the receiver is enabled, if the RXD input is already low, the receiver does not recognize BREAK characters, because it requires a valid 1-to-0 transition before it can accept any character. 0 Disable the receiver 1 Enable the receiver
0 $\overline{\text{SRST}}$	Software Reset. Once the software writes 0 to $\overline{\text{SRST}}$, the software reset remains active for 4 *module_clock* cycles before the hardware deasserts $\overline{\text{SRST}}$. The software can only write 0 to $\overline{\text{SRST}}$. Writing 1 to $\overline{\text{SRST}}$ is ignored. 0 Reset the transmit and receive state machines, all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD and UTS[6-3]. 1 No reset

47.3.3.5 UART Control Register 3 (UCR3)

See Figure 47-7 for illustration of valid bits in the UART Control Register 3 and Table 47-10 for description of the bit fields.

0x0088 (UCR3) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	DPEC		DTREN	PARERREN	FRAERREN	DSR	DCD	RI	ADNIMP	RXDSEN	AIRINTEN	AWAKEN	DTRDEN	RXDMUXSEL	INVT	ACIEN
RESET	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0

Figure 47-7. UART Control Register 3

Table 47-10. UART Control Register 3 Field Descriptions

Name	Description
31–16	Reserved
15–14 DPEC	DTR/DSR Interrupt Edge Control. These bits control the edge of $\overline{\text{DTR}}$ (DCE) or $\overline{\text{DSR}}$ (DTE) on which an interrupt will be generated. An interrupt will only be generated if the DTREN bit is set. 00 interrupt generated on rising edge 01 interrupt generated on falling edge 1X interrupt generated on either edge
13 DTREN	Data Terminal Ready Interrupt Enable. When this bit is set, it will enable the status bit DTRF (USR2 [13]) (DTR/DSR edge sensitive interrupt) to cause an interrupt. 0 Data Terminal Ready Interrupt Disabled 1 Data Terminal Ready Interrupt Enabled
12 PARERREN	Parity Error Interrupt Enable. Enables/Disables the interrupt. When asserted, PARERREN causes the PARITYERR bit to generate an interrupt. 0 Disable the parity error interrupt 1 Enable the parity error interrupt
11 FRAERREN	Frame Error Interrupt Enable. Enables/Disables the interrupt. When asserted, FRAERREN causes the FRAMERR bit to generate an interrupt. 0 Disable the frame error interrupt 1 Enable the frame error interrupt
10 DSR	Data Set Ready. This bit is used by software to control the DSR/DTR output pin for the modem interface. In DCE mode it applies to $\overline{\text{DSR}}$ and in DTE mode it applies to $\overline{\text{DTR}}$. 0 DSR/ DTR pin is logic zero 1 DSR/ DTR pin is logic one
9 DCD	Data Carrier Detect. In DCE mode this bit is used by software to control the $\overline{\text{DCD}}$ output pin for the modem interface. In DTE mode, when this bit is set, it will enable the status bit DCDDELT (USR2 (6)) to cause an interrupt. 0 $\overline{\text{DCD}}$ pin is logic zero (DCE mode) 1 $\overline{\text{DCD}}$ pin is logic one (DCE mode) 0 DCDDELT interrupt disabled (DTE mode) 1 DCDDELT interrupt enabled (DTE mode)
8 RI	Ring Indicator. In DCE mode this bit is used by software to control the $\overline{\text{RI}}$ output pin for the modem interface. In DTE mode, when this bit is set, it will enable the status bit RIDELT (USR2 (10)) to cause an interrupt. 0 $\overline{\text{RI}}$ pin is logic zero (DCE mode) 1 $\overline{\text{RI}}$ pin is logic one (DCE mode) 0 RIDELT interrupt disabled (DTE mode) 1 RIDELT interrupt enabled (DTE mode)
7 ADNIMP	Autobaud Detection Not Improved—. Disables new features of autobaud detection (see Section 47.4.5.6.2, “Baud Rate Automatic Detection Protocol Improved,” for more details). 0 Autobaud detection new features selected 1 Keep old autobaud detection mechanism
6 RXDSEN	Receive Status Interrupt Enable. Controls the receive status interrupt ($\overline{\textit{interrupt\_uart}}$). When this bit is enabled and RXDS status bit is set, the interrupt $\overline{\textit{interrupt\_uart}}$ will be generated. 0 Disable the RXDS interrupt 1 Enable the RXDS interrupt
5 AIRINTEN	Asynchronous IR WAKE Interrupt Enable. Controls the asynchronous IR WAKE interrupt. An interrupt is generated when AIRINTEN is asserted and a pulse is detected on the RXD pin. 0 Disable the AIRINT interrupt 1 Enable the AIRINT interrupt

Table 47-10. UART Control Register 3 Field Descriptions (Continued)

Name	Description
4 AWAKEN	Asynchronous WAKE Interrupt Enable. Controls the asynchronous WAKE interrupt. An interrupt is generated when AWAKEN is asserted and a falling edge is detected on the RXD pin. 0 Disable the AWAKE interrupt 1 Enable the AWAKE interrupt
3 DTRDEN	Data Terminal Ready Delta Enable. Enables / Disables the asynchronous DTRD interrupt. When DTRDEN is asserted and an edge (rising or falling) is detected on $\overline{\text{DTR}}$ (in DCE mode) or on $\overline{\text{DSR}}$ (in DTE mode), then an interrupt is generated. 0 Disable DTRD interrupt 1 Enable DTRD interrupt
2 RXDMUXSEL	RXD Muxed Input Selected. Selects proper input pins for serial and Infrared input signal. **Note:** In this chip, UARTs are used in MUXED mode, so that this bit should always be set. 0 Input pin RXD is not used for serial and IR interfaces 1 Input pin RXD is used for serial and IR interfaces
1 INVT	Inverted Infrared Transmission. Sets the active level for the transmission. When INVT is cleared, the infrared logic block transmits a positive IR 3/16 pulse for all 0s and 0s are transmitted for 1s. When INVT is set (INVT = 1), the infrared logic block transmits an active low or negative infrared 3/16 pulse for all 0s and 1s are transmitted for 1s. 0 Active low transmission 1 Active high transmission.
0 ACIEN	Autobaud Counter Interrupt Enable. This bit is used to enable the autobaud counter stopped interrupt (triggered with ACST (USR2[11]). 0 ACST interrupt disabled 1 ACST interrupt enabled

47.3.3.6 UART Control Register 4 (UCR4)

See Figure 47-8 for illustration of valid bits in the UART Control Register 4 and Table 47-11 for description of the bit fields.

0x008c (UCR4) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	CTSTL						INVR	ENIRI	WKEN	IDDMAEN	IRSC	LPBYP	TCEN	BKEN	OREN	DREN
RESET	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-8. UART Control Register 4

Table 47-11. UART Control Register 4 Field Descriptions

Name	Description
31–16	Reserved
15–10 CTSTL	CTS Trigger Level. Controls the threshold at which the $\overline{CTS}$ pin is deasserted by the RxFIFO. After the trigger level is reached and the $\overline{CTS}$ pin is deasserted, the RxFIFO continues to receive data until it is full. The CTSTL bits are encoded as shown in the Settings column. 000000 0 characters received 000001 1 characters in the RxFIFO ... ... 100000 32 characters in the RxFIFO (maximum) All Other Settings Reserved
9 INVR	Inverted Infrared Reception. Determines the logic level for the detection. When cleared, the infrared logic block expects an active low or negative IR 3/16 pulse for 0s and 1s are expected for 1s. When INVR is set (INVR1), the infrared logic block expects an active high or positive IR 3/16 pulse for 0s and 0s are expected for 1s. 0 Active low detection 1 Active high detection
8 ENIRI	Serial Infrared Interrupt Enable. Enables/Disables the serial infrared interrupt. 0 Serial infrared Interrupt disabled 1 Serial infrared Interrupt enabled
7 WKEN	WAKE Interrupt Enable. Enables/Disables the WAKE bit to generate an interrupt. The WAKE bit is set at the detection of a start bit by the receiver. 0 Disable the WAKE interrupt 1 Enable the WAKE interrupt
6 IDDMAEN	DMA IDLE Condition Detected Interrupt Enable Enables/Disables the receive DMA request $\overline{dma\_req\_rx}$ for the IDLE interrupt (triggered with IDLE flag in USR2[12]). 0 DMA IDLE interrupt disabled 1 DMA IDLE interrupt enabled
5 IRSC	IR Special Case. Selects the clock for the vote logic. When set, IRSC switches the vote logic clock from the sampling clock to the UART reference clock. The IR pulses are counted a predetermined amount of time depending on the reference frequency. See Section 47.4.7.3, “InfraRed Special Case (IRSC) Bit. 0 The vote logic uses the sampling clock (16x baud rate) for normal operation 1 The vote logic uses the UART reference clock
4 LPBYP	Low Power Bypass. Allows to bypass the low power new features in UART. To use during debug phase. 0 Low power features enabled 1 Low power features disabled
3 TCEN	Transmit Complete Interrupt Enable. Enables/Disables the TXDC bit to generate an interrupt ($\overline{interrupt\_uart}$ = 0) **Note:** An interrupt will be issued as long as TCEN and TXDC are high even if the transmitter is not enabled. In general, user should enable the transmitter before enabling the TXDC interrupt. 0 Disable TXDC interrupt 1 Enable TXDC interrupt
2 BKEN	BREAK Condition Detected Interrupt Enable. Enables/Disables the BRCD bit to generate an interrupt. 0 Disable the BRCD interrupt 1 Enable the BRCD interrupt

Table 47-11. UART Control Register 4 Field Descriptions (Continued)

Name	Description
1 OREN	Receiver Overrun Interrupt Enable. Enables/Disables the ORE bit to generate an interrupt. 0 Disable ORE interrupt 1 Enable ORE interrupt
0 DREN	Receive Data Ready Interrupt Enable. Enables/Disables the RDR bit to generate an interrupt. 0 Disable RDR interrupt 1 Enable RDR interrupt

47.3.3.7 UART FIFO Control Register (UFCR)

See Figure 47-9 for illustration of valid bits in the UART FIFO Control Register and Table 47-12 for description of the bit fields.

0x0090 (UFCR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	TXTL						RFDIV			DCE DTE	RXTL					
RESET	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1

Figure 47-9. UART FIFO Control Register

Table 47-12. UART FIFO Control Register Field Descriptions

Name	Description
31–16	Reserved
15–10 TXTL	Transmitter Trigger Level. Controls the threshold at which a maskable interrupt is generated by the TxFIFO. A maskable interrupt is generated whenever the data level in the TxFIFO falls below the selected threshold. The bits are encoded as shown in the Settings column. 000000 Reserved 000001 Reserved 000010 TxFIFO has 2 or fewer characters ... ... 011111 TxFIFO has 31 or fewer characters 100000 TxFIFO has 32 characters (maximum) All Other Settings Reserved

Table 47-12. UART FIFO Control Register Field Descriptions (Continued)

Name	Description
9–7 RFDIV	Reference Frequency Divider. Controls the divide ratio for the reference clock. The input clock is *module_clock*. The output from the divider is *ref_clk* which is used by BRM to create the 16x baud rate oversampling clock (*brm_clk*). 000 Divide input clock by 6 001 Divide input clock by 5 010 Divide input clock by 4 011 Divide input clock by 3 100 Divide input clock by 2 101 Divide input clock by 1 110 Divide input clock by 7 111 Reserved
6 DCEDTE	DCE/DTE mode select. Selects data communication equipment (DCE) or data terminal equipment (DTE) mode. This bit controls the pin direction of the bidirectional modem pins DSR, DCD, DTR and RI. 0 DCE mode selected 1 DTE mode selected
5–0 RXTL	Receiver Trigger Level. Controls the threshold at which a maskable interrupt is generated by the RxFIFO. A maskable interrupt is generated whenever the data level in the RxFIFO reaches the selected threshold. The RXTL bits are encoded as shown in the Settings column. 000000 0 characters received 000001 RxFIFO has 1 character ... ... 011111 RxFIFO has 31 characters 100000 RxFIFO has 32 characters (maximum) All Other Settings Reserved

47.3.3.8 UART Status Register 1 (USR1)

See Figure 47-10 for illustration of valid bits in the UART Status Register 1 and Table 47-13 for description of the bit fields.

0x0094 (USR1) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PARITYERR	RTSS	TRDY	RTSD	ESCF	FRAMERR	RRDY	AGTIM	DTRD	RXDS	AIRINT	AWAKE	0	0	0	0
W	w1c			w1c	w1c	w1c		w1c	w1c		w1c	w1c				
RESET	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 47-10. UART Status Register 1

Table 47-13. UART Status Register 1 Field Descriptions

Name	Description
31–16	Reserved
15 PARITYERR	Parity Error Interrupt Flag. Indicates a parity error is detected. PARITYERR is cleared by writing 1 to it. Writing 0 to PARITYERR has no effect. When parity is disabled, PARITYERR always reads 0. At reset, PARITYERR is set to 0. 0 No parity error detected 1 Parity error detected (write 1 to clear)
14 RTSS	$\overline{\text{RTS}}$ Pin Status. Indicates the current status of the $\overline{\text{RTS}}$ pin. A “snapshot” of the pin is taken immediately before RTSS is presented to the data bus. RTSS cannot be cleared because all writes to RTSS are ignored. At reset, RTSS is set to 0. 0 The $\overline{\text{RTS}}$ pin is high (inactive) 1 The $\overline{\text{RTS}}$ pin is low (active)
13 TRDY	Transmitter Ready Interrupt / DMA Flag. Indicates that the TxFIFO emptied below its target threshold and requires data. TRDY is automatically cleared when the data level in the TxFIFO exceeds the threshold set by TXTL bits. At reset, TRDY is set to 1. 0 The transmitter does not require data 1 The transmitter requires data (interrupt posted)
12 RTSD	RTS Delta. Indicates whether the $\overline{\text{RTS}}$ pin changed state. It (RTSD) generates a maskable interrupt. When in STOP mode, RTS assertion sets RTSD and can be used to wake the processor. The current state of the $\overline{\text{RTS}}$ pin is available on the RTSS bit. Clear RTSD by writing 1 to it. Writing 0 to RTSD has no effect. At reset, RTSD is set to 0. 0 $\overline{\text{RTS}}$ pin did not change state since last cleared 1 $\overline{\text{RTS}}$ pin changed state (write 1 to clear)
11 ESCF	Escape Sequence Interrupt Flag. Indicates if an escape sequence was detected. ESCF is asserted when the ESCEN bit is set and an escape sequence is detected in the RxFIFO. Clear ESCF by writing 1 to it. Writing 0 to ESCF has no effect. 0 No escape sequence detected 1 Escape sequence detected (write 1 to clear).
10 FRAMERR	Frame Error Interrupt Flag. Indicates that a frame error is detected. The $\overline{\textit{interrupt\_uart}}$ interrupt will be generated if a frame error is detected and the interrupt is enabled. Clear FRAMERR by writing 1 to it. Writing 0 to FRAMERR has no effect. 0 No frame error detected 1 Frame error detected (write 1 to clear)
9 RRDY	Receiver Ready Interrupt / DMA Flag. Indicates that the RxFIFO data level is above the threshold set by the RXTL bits. (See the RXTL bits description in Table 47-12 for setting the interrupt threshold.) When asserted, RRDY generates a maskable interrupt or DMA request. RRDY is automatically cleared when data level in the RxFIFO goes below the set threshold level. At reset, RRDY is set to 0. 0 No character ready 1 Character(s) ready (interrupt posted)
8 AGTIM	Ageing Timer Interrupt Flag. Indicates that data in the RxFIFO has been idle for a time of 8 character lengths (where a character length consists of 7 or 8 bits, depending on the setting of the WS bit in UCR2, with the bit time corresponding to the baud rate setting) and FIFO data level is less than RxFIFO threshold level (RXTL in the UFCR). Clear by writing a 1 to it. 0 AGTIM is not active 1 AGTIM is active (write 1 to clear)

Table 47-13. UART Status Register 1 Field Descriptions (Continued)

Name	Description
7 DTRD	DTR Delta. Indicates whether $\overline{\text{DTR}}$ (in DCE mode) or $\overline{\text{DSR}}$ (in DTE mode) pins changed state. DTRD generates a maskable interrupt if DTRDEN (UCR3[3]) is set. Clear DTRD by writing 1 to it. Writing 0 to DTRD has no effect. 0 $\overline{\text{DTR}}$ (DCE) or $\overline{\text{DSR}}$ (DTE) pin did not change state since last cleared 1 $\overline{\text{DTR}}$ (DCE) or $\overline{\text{DSR}}$ (DTE) pin changed state (write 1 to clear)
6 RXDS	Receiver IDLE Interrupt Flag. Indicates that the receiver state machine is in an IDLE state, the next state is IDLE, and the receive pin is high. RXDS is automatically cleared when a character is received. RXDS is active only when the receiver is enabled. 0 Receive in progress 1 Receiver is IDLE
5 AIRINT	Asynchronous IR WAKE Interrupt Flag. Indicates that the IR WAKE pulse was detected on the RXD pin. Clear AIRINT by writing 1 to it. Writing 0 to AIRINT has no effect. 0 No pulse was detected on the RXD IrDA pin 1 A pulse was detected on the RXD IrDA pin
4 AWAKE	Asynchronous WAKE Interrupt Flag. Indicates that a falling edge was detected on the RXD pin. Clear AWAKE by writing 1 to it. Writing 0 to AWAKE has no effect. 0 No falling edge was detected on the RXD Serial pin 1 A falling edge was detected on the RXD Serial pin
3–0	Reserved

47.3.3.9 UART Status Register 2 (USR2)

See Figure 47-11 for illustration of valid bits in the UART Status Register 2 and Table 47-14 for description of the bit fields.

0x0098 (USR2) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ADET	TXFE	DTRF	IDLE	ACST	RIDELT	RIIN	IRINT	WAKE	DCDDELT	DCDIN	RTSF	TXDC	BRCD	ORE	RDR
W	w1c		w1c	w1c	w1c	w1c		w1c	w1c	w1c		w1c		w1c	w1c	
RESET	0	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0

Figure 47-11. UART Status Register 2

Table 47-14. UART Status Register 2 Field Descriptions

Name	Description
31–16	Reserved
15 ADET	Automatic Baud Rate Detect Complete. Indicates that an “A” or “a” was received and that the receiver detected and verified the incoming baud rate. Clear ADET by writing 1 to it. Writing 0 to ADET has no effect. 0 ASCII “A” or “a” was not received 1 ASCII “A” or “a” was received (write 1 to clear)
14 TXFE	Transmit Buffer FIFO Empty. Indicates that the transmit buffer (TxFIFO) is empty. TXFE is cleared automatically when data is written to the TxFIFO. Even though TXFE is high, the transmission might still be in progress. 0 The transmit buffer (TxFIFO) is not empty 1 The transmit buffer (TxFIFO) is empty
13 DTRF	DTR edge triggered interrupt flag. This bit is asserted, when the programmed edge is detected on the $\overline{\text{DTR}}$ pin (DCE mode). or on $\overline{\text{DSR}}$ (DTE mode). This flag can cause an interrupt if DTREN (UCR3[13]) is enabled. 0 Programmed edge not detected on DTR/DSR 1 Programmed edge detected on DTR/DSR (write 1 to clear)
12 IDLE	Idle Condition. Indicates that an idle condition has existed for more than a programmed amount frame (see Section 47.4.5.1, “Idle Line Detect”). An interrupt can be generated by this IDLE bit if IDEN (UCR1[12]) is enabled. IDLE is cleared by writing 1 to it. Writing 0 to IDLE has no effect. 0 No idle condition detected 1 Idle condition detected (write 1 to clear)
11 ACST	Autobaud Counter Stopped. In autobaud detection (ADBR=1), indicates the counter which determines the baud rate was running and is now stopped. This means either START bit is finished (if ADNIMP=1), or Bit 0 is finished (if ADNIMP=0). See Section , “New Autobaud Counter Stopped bit and Interrupt,” for more details. An interrupt can be flagged on *interrupt_uart* if ACIEN=1. 0 Measurement of bit length not finished (in autobaud) 1 Measurement of bit length finished (in autobaud). (write 1 to clear)
10 RIDELT	Ring Indicator Delta. This bit is used in DTE mode to indicate that the Ring Indicator input ($\overline{\text{RI}}$) has changed state. This flag can generate an interrupt if RI (UCR3[8]) is enabled. RIDELT is cleared by writing 1 to it. Writing 0 to RIDELT has no effect. 0 Ring Indicator input has not changed state 1 Ring Indicator input has changed state (write 1 to clear)
9 RIIN	Ring Indicator Input. This bit is used in DTE mode to reflect the status if the Ring Indicator input ($\overline{\text{RI}}$). The Ring Indicator input is used to indicate that a ring has occurred. In DCE mode this bit is always zero. 0 Ring Detected 1 No Ring Detected
8 IRINT	Serial Infrared Interrupt Flag. When an edge is detected on the RXD pin during SIR Mode, this flag will be asserted. This flag can cause an interrupt which can be masked using the control bit ENIRI: UCR4 [8]. 0 no edge detected 1 valid edge detected (write 1 to clear)
7 WAKE	Wake. Indicates the start bit is detected. WAKE can generate an interrupt that can be masked using the WKEN bit. Clear WAKE by writing 1 to it. Writing 0 to WAKE has no effect. 0 start bit not detected 1 start bit detected (write 1 to clear)

Table 47-14. UART Status Register 2 Field Descriptions (Continued)

Name	Description
6 DCDDELT	Data Carrier Detect Delta. This bit is used in DTE mode to indicate that the Data Carrier Detect input ($\overline{DCD}$) has changed state. This flag can cause an interrupt if DCD (UCR3[9]) is enabled. When in STOP mode, this bit can be used to wake the processor. In DCE mode this bit is always zero. 0 Data Carrier Detect input has not changed state 1 Data Carrier Detect input has changed state (write 1 to clear)
5 DCDIN	Data Carrier Detect Input. This bit is used in DTE mode reflect the status of the Data Carrier Detect input ($\overline{DCD}$). The Data Carrier Detect input is used to indicate that a carrier signal has been detected. In DCE mode this bit is always zero. 0 Carrier signal Detected 1 No Carrier signal Detected
4 RTSF	RTS Edge Triggered Interrupt Flag. Indicates if a programmed edge is detected on the $\overline{RTS}$ pin. The RTEC bits select the edge that generates an interrupt (see Table 47-23). RTSF can generate an interrupt that can be masked using the RTSEN bit. Clear RTSF by writing 1 to it. Writing 0 to RTSF has no effect. 0 Programmed edge not detected on $\overline{RTS}$ 1 Programmed edge detected on $\overline{RTS}$ (write 1 to clear)
3 TXDC	Transmitter Complete. Indicates that the transmit buffer (TxFIFO) and Shift Register is empty; therefore the transmission is complete. TXDC is cleared automatically when data is written to the TxFIFO. 0 Transmit is incomplete 1 Transmit is complete
2 BRCD	BREAK Condition Detected. Indicates that a BREAK condition was detected by the receiver. Clear BRCD by writing 1 to it. Writing 0 to BRCD has no effect. 0 No BREAK condition was detected 1 A BREAK condition was detected (write 1 to clear)
1 ORE	Overrun Error. When set to 1, ORE indicates that the receive buffer (RxFIFO) was full (32 chars inside), and a 33rd character has been fully received. This 33rd character has been discarded. Clear ORE by writing 1 to it. Writing 0 to ORE has no effect. 0 No overrun error 1 Overrun error (write 1 to clear)
0 RDR	Receive Data Ready—Indicates that at least 1 character is received and written to the RxFIFO. If the URXD register is read and there is only 1 character in the RxFIFO, RDR is automatically cleared. 0 No receive data ready 1 Receive data ready

47.3.3.10 UART Escape Character Register (UESC)

See Figure 47-12 for illustration of valid bits in the UART Escape Character Register and Table 47-15 for description of the bit fields.

0x009c (UESC) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	ESC_CHAR							
W																
RESET	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	1

Figure 47-12. UART Escape Character Register

Table 47-15. UART Escape Character Register Field Descriptions

Name	Description
31–8	Reserved
7–0 ESC_CHAR	UART Escape Character. Holds the selected escape character that all received characters are compared against to detect an escape sequence.

47.3.3.11 UART Escape Timer Register (UTIM)

See Figure 47-13 for illustration of valid bits in the UART Escape Timer Register and Table 47-16 for description of the bit fields.

0x00a0 (UTIM) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	TIM											
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-13. UART Escape Timer Register

Table 47-16. UART Escape Timer Register Field Descriptions

Name	Description
31–12	Reserved
11–0 TIM	UART Escape Timer. Holds the maximum time interval (in ms) allowed between escape characters. The escape timer register is programmable in intervals of 2 ms. See Section 47.4.5.7, “Escape Sequence Detection” and Table 47-28 for more information on the UART escape sequence detection. Reset value 0x000 = 2 ms up to 0xFFF = 8.192 s.

47.3.3.12 UART BRM Incremental Register (UBIR)

See Figure 47-14 for illustration of valid bits in the UART BRM Incremental Register and Table 47-17 for description of the bit fields.

This register can be written by both software and hardware. When enabling the automatic baud rate detection feature hardware can write 0x000F value into the UBIR after finishing detecting baud rate. Hardware has higher priority when both software and hardware try to write it at the same cycle[1].

Software reset will reset the register to its reset value.

0x00a4 (UBIR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	INC															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-14. UART BRM Incremental Register

Table 47-17. UART BRM Incremental Register Field Descriptions

Name	Description
31–16	Reserved
15–0 INC	Incremental Numerator. Holds the numerator value minus one of the BRM ratio (see Section 47.4.6, “Binary Rate Multiplier (BRM)”). The UBIR register MUST be updated before the UBMR register for the baud rate to be updated correctly. If only one register is written to by software, the BRM ignores this data until the other register is written to by software. Updating this field using byte accesses is not recommended and is undefined.

1. Note: The write priority in the new design is not same as the original UART. In the original design, software has higher priority than hardware when writing this register at the same time.

47.3.3.13 UART BRM Modulator Register (UBMR)

See Figure 47-15 for illustration of valid bits in the UART BRM Modulator Register and Table 47-18 for description of the bit fields.

This register can be written by both software and hardware. When enabling the automatic baud rate detection feature hardware can write a proper value into the UBMR based on detected baud rate. Hardware has higher priority when both software and hardware try to write it at the same cycle[1].

Software reset will reset the register to its reset value.

0x00a8 (UBMR) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	MOD															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-15. UART BRM Modulator Register

Table 47-18. UART BRM Modulator Register Field Descriptions

Name	Description
31–16	Reserved
15–0 MOD	Modulator Denominator. Holds the value of the denominator minus one of the BRM ratio (see Section 47.4.6, “Binary Rate Multiplier (BRM)”). The UBIR register MUST be updated before the UBMR register for the baud rate to be updated correctly. If only one register is written to by software, the BRM will ignore this data until the other register is written to by software. Updating this register using byte accesses is not recommended and undefined.

47.3.3.14 UART Baud Rate Count Register (UBRC)

See Figure 47-16 for illustration of valid bits in the UART Baud Rate Count Register and Table 47-19 for description of the bit fields.

1. Note: The write priority in the new design is not same as the original UART. In the original design, software has higher priority than hardware when writing this register at the same time.

0x00ac (UBRC) Access: User read

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BCNT															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Figure 47-16. UART Baud Rate Count Register

Table 47-19. UART Baud Rate Count Register Field Descriptions

Name	Description
31–16	Reserved
15–0 BCNT	Baud Rate Count Register. This read only register is used to count the start bit of the incoming baud rate (if ADNIMP=1), or start bit + bit0 (if ADNIMP=0). When the measurement is done, the Baud Rate Count Register contains the number of UART internal clock cycles (clock after divider) present in an incoming bit. BCNT retains its value until the next Automatic Baud Rate Detection sequence has been initiated. The 16 bit Baud Rate Count register is reset to 4 and stays at hex FFFF in the case of an overflow.

47.3.3.15 UART One Millisecond Register (ONEMS)

See Figure 47-17 for illustration of valid bits in the UART One Millisecond Register and Table 47-20 for description of the bit fields.

0x00b0 (ONEMS) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0								
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ONEMS															
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 47-17. UART One Millisecond Register

Table 47-20. UART One Millisecond Register Field Descriptions

Name	Description
31–24	Reserved
23–0 ONEMS	One Millisecond Register. This 24-bit register must contain the value of the UART internal frequency (*ref_clk* in Figure 47-1) divided by 1000. The internal frequency is obtained after the UART BRM internal divider (F(*ref_clk*) = F(*module_clock*) / RFDIV). In fact this register contains the value corresponding to the number of UART BRM internal clock cycles present in one millisecond. The ONEMS (and UTIM) registers value are used in the escape character detection feature (Section 47.4.5.7, "Escape Sequence Detection") to count the number of clock cycles left between two escape characters. The ONEMS register is also used in infrared special case mode (IRSC = UCR4[5] = 1'b1), see Section 47.4.7.3, "InfraRed Special Case (IRSC) Bit."

NOTE

This register has been expanded from 16 bits to 24 bits. In previous versions, the 16-bit ONEMS can only support the maximum 65.535MHz (0xFFFFx1000) *ref_clk*. To support 4Mbps Bluetooth application with 66.5MHz *module_clock*, the value 0x103C4 (66.5M/1000) should be written into this register. In this case, the 16 bits are not enough to contain the 0x103C4. So this register was expanded to 24 bits to support high frequency of the *ref_clk*.

47.3.3.16 UART Test Register (UTS)

See Figure 47-18 for illustration of valid bits in the UART Test Register and Table 47-21 for description of the bit fields.

0x00b4 (UTS) — Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	FRCP ERR	LOOP	DBG EN	LOOP IR	RXDB G	0	0	TXEM PTY	RXE MPTY	TXFU LL	RXFU LL	0	0	SOF TRS T
W																
RESET	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0

Figure 47-18. UART Test Register

Table 47-21. UART Test Register Field Descriptions

Name	Description
31–14	Reserved
13 FRCPERR	Force Parity Error. Forces the transmitter to generate a parity error if parity is enabled. FRCPERR is provided for system debugging. 0 Generate normal parity 1 Generate inverted parity (error)
12 LOOP	Loop TX and RX for Test. Controls loopback for test purposes. When LOOP is high, the receiver input is internally connected to the transmitter and ignores the RXD pin. The transmitter is unaffected by LOOP. If RXDMUXSEL (UCR3[2]) is set to 1, the loopback is applied on serial and IrDA signals. If RXDMUXSEL is set to 0, the loopback is only applied on serial signals. 0 Normal receiver operation 1 Internally connect the transmitter output to the receiver input
11 DBGEN	$\overline{\text{debug\_enable}}$. This bit controls whether to respond to the *debug_req* input signal. 0 UART will go into debug mode when *debug_req* is HIGH 1 UART will not go into debug mode even if *debug_req* is HIGH
10 LOOPIR	Loop TX and RX for IR Test (LOOPIR). This bit controls loopback from transmitter to receiver in the InfraRed interface. 0 No IR loop 1 Connect IR transmitter to IR receiver
9 RXDBG	RX_fifo_debug_mode. This bit controls the operation of the RX fifo read counter when in debug mode. 0 rx fifo read pointer does not increment 1 rx_fifo read pointer increments as normal
8–7	Reserved
6 TXEMPTY	TxFIFO Empty. Indicates that the TxFIFO is empty. 0 The TxFIFO is not empty 1 The TxFIFO is empty
5 RXEMPTY	RxFIFO Empty. Indicates the RxFIFO is empty. 0 The RxFIFO is not empty 1 The RxFIFO is empty
4 TXFULL	TxFIFO FULL. Indicates the TxFIFO is full. 0 The TxFIFO is not full 1 The TxFIFO is full
3 RXFULL	RxFIFO FULL. Indicates the RxFIFO is full. 0 The RxFIFO is not full 1 The RxFIFO is full
2–1	Reserved
0 SOFTRST	Software Reset. Indicates the status of the software reset ($\overline{\text{SRST}}$ bit of UCR2). 0 Software reset inactive 1 Software reset active

47.4 Functional Description

This section provides a complete functional description of the module.

47.4.1 Interrupts and DMA Requests

See Table 47-22 for the lists of all interrupt and DMA signals and associated interrupt and DMA sources of the UART. See register description section for explanation of interrupt/DMA enable and status.

Table 47-22. Interrupts and DMA

Interrupt/DMA Output	Interrupt/DMA Enable	Enable Register Location	Interrupt/DMA Flag	Flag Register Location
interrupt_uart	RRDYEN IDEN DREN RXDSEN ATEN	UCR1 (bit 9) UCR1 (bit 12) UCR4 (bit 0) UCR3 (bit 6) UCR2 (bit 3)	RRDY IDLE RDR RXDS AGTIM	USR1 (bit 9) USR2 (bit 12) USR2 (bit 0) USR1 (bit 6) USR1 (bit 8)
interrupt_uart	TXMPTYEN TRDYEN TCEN	UCR1 (bit 6) UCR1 (bit 13) UCR4 (bit 3)	TXFE TRDY TXDC	USR2 (bit 14) USR1 (bit 13) USR2 (bit 3)
interrupt_uart	OREN BKEN WKEN ADEN ACIEN ESCI ENIRI AIRINTEN AWAKEN FRAERREN PARERREN RTSDEN RTSEN DTREN (DCE) RI (DTE) DCD (DTE) DTRDEN	UCR4 (bit 1) UCR4 (bit 2) UCR4 (bit 7) UCR1 (bit 15) UCR3 (bit 0) UCR2 (bit 15) UCR4 (bit 8) UCR3 (bit 5) UCR3 (bit 4) UCR3 (bit 11) UCR3 (bit 12) UCR1 (bit 5) UCR2 (bit 4) UCR3 (bit 13) UCR3 (bit 8) UCR3 (bit 9) UCR3 (bit 3)	ORE BRCD WAKE ADET ACST ESCF IRINT AIRINT AWAKE FRAERR PARITYERR RTSD RTSF DTRF RIDELT DCDDELT DTRD	USR2 (bit 1) USR2 (bit 2) USR2 (bit 7) USR2 (bit 15) USR2 (bit 11) USR1 (bit 11) USR2 (bit 8) USR1 (bit 5) USR1 (bit 4) USR1 (bit 10) USR1 (bit 15) USR1 (bit 12) USR2 (bit 4) USR2 (bit 13) USR2 (bit 10) USR2 (bit 6) USR1 (bit 7)
dma_req_rx	RXDMAEN ATDMAEN IDDMAEN	UCR1 (bit 8) UCR1 (bit 2) UCR4 (bit 6)	RRDY AGTIM IDLE	USR1 (bit 9) USR1 (bit 8) USR2 (bit 12)
dma_req_tx	TXDMAEN	UCR1 (bit 3)	TRDY	USR1 (bit 13)

47.4.2 Clocks

This section describes clocks and special clocking requirements of the UART.

47.4.2.1 Clock requirements

UART module receives two clocks, *peripheral_clock* and *module_clock*. The *peripheral_clock* is used as write clock of the TxFIFO, read clock of the RxFIFO and synchronization of the modem control input pins. It must always be running when UART is enabled. There is an exception in stop mode (see Section 47.4.2.3, “Clocking in Low-Power Modes”).

The *module_clock* is for all the state machines, writing RxFIFO, reading TxFIFO, etc. It must always be running when UART is sending or receiving characters.This clock is used in order to allow frequency scaling on *peripheral_clock* without changing configuration of baud rate (*module_clock* staying at a fixed frequency).

The constraints on *peripheral_clock* and *module_clock* are as follows:

- *peripheral_clock* and *module_clock* can totally be asynchronous. Off course, they can also be synchronous.
- Due to the 16x oversampling of the incoming characters, *module_clock* frequency must always be greater or equal to 16x the maximum baud rate. For example, if max baud rate is 4 Mbit/s, *module_clock* must be greater or equal to 4 M x 16 = 64MHz.

NOTE

The restriction that *peripheral_clock* frequency must be higher or equal to 16x baud rate has been removed. There is no limitation on *peripheral_clock* frequency to baud rate.

47.4.2.2 Maximum Baud Rate

The max baud rate the UART can support is determined by the max frequency of the *module_clock* and logic synthesis results. For example, if SoC can provide the fastest *module_clock* 66.5MHz and the UART synthesis timing is valid under this constraint, the UART can transmit and receive serial data with the max baud rate 66.5M/16 = 4.15 Mbit/s.

The UART supports serial IR interface low speed. In the low speed IrDA mode, the max baud rate is 115.2Kbit/s. To support the 115.2Kbit/s, *module_clock* frequency must be higher or equal to 1.8432MHz.

47.4.2.3 Clocking in Low-Power Modes

The UART supports two low-power modes: DOZE and STOP.

In STOP mode (input pin *stop_req* is at ‘1’), the UART does not need any clock. In this mode the UART can wake-up the MCU with the asynchronous interrupts (see Section 47.4.8, “Low Power Modes”). An application of this feature is when the system must be waken-up by the arrival of a frame of characters.

- If before entering in Stop mode the software has enabled RTSDEN interrupt, then when RTS will change state (put at ‘0’ by external device started to send), the asynchronous interrupt will wake-up the system, *peripheral_clock* and *module_clock* will be provided to the UART before first start bit, so that no data will be lost.
- If RTS does not change state (already at ‘0’ before entering in Stop mode), then wake-up interrupt (AWAKE) will be sent at the arrival of first Start bit (on falling edge). In this case, the UART must receive the *peripheral_clock* and *module_clock* during the first half of start bit to correctly receive this character (for example, at 115.2 Kbit/s, UART must receive *peripheral_clock* and *module_clock* at maximum 4.3 microseconds after falling edge of Start bit). If the UART receives *peripheral_clock* and *module_clock* too late, first character will be lost, and so should be dropped. Also, if autobaud detection is enabled, the first character will not be correctly received and another autobaud detection will need to be initiated.

In Doze mode, UART behavior is programmable through DOZE bit (UCR1[1]). If DOZE bit is set to ‘1’, then UART is disabled in Doze mode, and in consequence, UART clocks can be switched-off (after being sure UART is not transmitting nor receiving). On the contrary, if DOZE bit is set to ‘0’, UART is enabled and it must receive *peripheral_clock* and *module_clock*.

47.4.3 General UART Definitions

Definitions of terms that occur the following discussions are given in this section.

- Bit Time—The period of time required to serially transmit or receive 1 bit of data (1 cycle of the baud rate frequency).
- Start bit—The bit time of a logic 0 that indicates the beginning of a data frame. A start bit begins with a 1-to-0 transition, and is preceded by at least 1 bit time of logic 1.
- Stop bit—1 bit time of logic 1 that indicates the end of a data frame.
- BREAK—A frame in which all of the data bits, including the stop bit, are logic 0. This type of frame is usually sent to signal the end of a message or the beginning of a new message.
- Mark - When no data is being sent, the serial port transmit pin voltage is 1 and is said to be in a MARK state.
- Space - The serial port can also be forced to keep the transmit pin at a 0 and is said to be the SPACE or BREAK state.
- Frame—A start bit followed by a specified number of data or information bits and terminated by a stop bit. The number of data or information bits depends on the format specified and must be the same for the transmitting device and the receiving device. The most common frame format is 1 start bit followed by 8 data bits (least significant bit first) and terminated by 1 stop bit. An additional stop bit and a parity bit also can be included.
- Framing Error—An error condition that occurs when the stop bit of a received frame is missing, usually when the frame boundaries in the received bit stream are not synchronized with the receiver bit counter. Framing errors can go undetected if a data bit in the expected stop bit time happens to be a logic 1. A framing error is always present on the receiver side when the transmitter is sending BREAKs. However, when the UART is programmed to expect 2 stop bits and only the first stop bit is received, this is not a framing error by definition.
- Parity Error—An error condition that occurs when the calculated parity of the received data bits in a frame does not match the parity bit received on the RXD input. Parity error is calculated only after an entire frame is received.
- Idle—One in NRZ encoding format and selectable polarity in IrDA mode.
- Overrun Error—An error condition that occurs when the latest character received is ignored to prevent overwriting a character already present in the UART receive buffer (RxFIFO). An overrun error indicates that the software reading the buffer (RxFIFO) is not keeping up with the actual reception of characters on the RXD input.

47.4.3.1 $\overline{\text{RTS}}$—UART Request To Send

The UART Request To Send input controls the transmitter. The modem or other terminal equipment signals the UART when it is ready to receive by setting ‘0’ on the $\overline{\text{RTS}}$ pin. Normally, the transmitter waits

until this signal is active (low) before transmitting a character, however when the Ignore RTS (IRTS) bit is set, the transmitter sends a character as soon as it is ready to transmit. An interrupt (RTSD) can be posted on any transition of this pin and can wake the MCU from STOP mode on its assertion. When $\overline{\text{RTS}}$ is set to '1' during a transmission, the UART transmitter finishes transmitting the current character and shuts off. The contents of the TxFIFO (characters to be transmitted) remain undisturbed. The operation of this input is the same regardless of whether the UART is in DTE or DCE mode.

47.4.3.2 $\overline{\text{RTS}}$ Edge Triggered Interrupt

The input to the $\overline{\text{RTS}}$ pin can be programmed to generate an interrupt on a selectable edge. See Table 47-23 for summary of the operation of the $\overline{\text{RTS}}$ edge triggered interrupt (RTSF).

To enable the $\overline{\text{RTS}}$ pin to generate an interrupt, set the request to send interrupt enable (RTSEN) bit (UCR2[4]) to 1. Writing 1 to the $\overline{\text{RTS}}$ edge triggered interrupt flag (RTSF) bit (USR2[4]) clears the interrupt flag. The interrupt can occur on the rising edge, falling edge, or either edge of the $\overline{\text{RTS}}$ input. The request to send edge control (RTEC) field (UCR2[10:9]) programs the edge that generates the interrupt. When RTEC is set to 0x00 and RTSEN = 1, the interrupt occurs on the rising edge (default). When RTEC is set to 0x01 and RTSEN = 1, the interrupt occurs on the falling edge. When RTEC is set to 0x1X and RTSEN = 1, the interrupt occurs on either edge. This is a synchronous interrupt. The RTSF bit is cleared by writing 1 to it. Writing 0 to RTSF has no effect.

Table 47-23. $\overline{\text{RTS}}$ Edge Triggered Interrupt Truth Table

$\overline{\text{RTS}}$	RTSEN	RTEC [1]	RTEC [0]	RTSF	Interrupt Occurs On...	$\overline{\textit{interrupt\_uart}}$
X	0	X	X	0	Interrupt disabled	1
1–>0	1	0	0	0	Rising edge	1
0–>1	1	0	0	1	Rising edge	0
1–>0	1	0	1	1	Falling edge	0
0–>1	1	0	1	0	Falling edge	1
1–>0	1	1	X	1	Either edge	0
0–>1	1	1	X	1	Either edge	0

There is another $\overline{\text{RTS}}$ interrupt that is not programmable. The status bit RTSD asserts the $\overline{\textit{interrupt\_uart}}$ interrupt when the $\overline{\text{RTS}}$ delta interrupt enable = 1. This is an asynchronous interrupt. The RTSD bit is cleared by writing 1 to it. Writing 0 to the RTSD bit has no effect.

47.4.3.3 $\overline{\text{DTR}}$ - Data Terminal Ready

This signal indicates the general readiness of the Data Terminal Equipment (DTE). This signal is an input in DCE mode and an output in DTE mode. If the connection between the DCE and the DTE is established once, the $\overline{\text{DTR}}$ signal must remain active throughout the whole connection time. In general the $\overline{\text{DTR}}$ and $\overline{\text{DSR}}$ signals are responsible for establishing the connection. $\overline{\text{RTS}}$ and $\overline{\text{CTS}}$ are responsible for the data transfer and the transfer direction in the case of a half-duplex configuration. The $\overline{\text{DTR}}$ signal is like a "main switch". If the $\overline{\text{DTR}}$ signal is inactive the $\overline{\text{RTS}}$ and $\overline{\text{CTS}}$ signals have no effect. In DCE mode, an interrupt

(DTRD) can be posted on any transition of this pin and can wake the MCU from STOP mode on its assertion.

47.4.3.4 $\overline{\text{DSR}}$ - Data Set Ready

This signal indicates the general readiness of the DCE. This signal is an output in DCE mode and an input in DTE mode. The DCE uses this signal to inform the DTE that it is switched on, has completed all preparations and can communicate with the DTE. In DTE mode, an interrupt (DTRD) can be posted on any transition of this pin and can wake the MCU from STOP mode on its assertion.

47.4.3.5 $\overline{\text{DTR/DSR}}$ Edge Triggered Interrupt

The $\overline{\text{DTR}}$ input pin (DCE mode) or $\overline{\text{DSR}}$ input pin (DTE mode) can be configured to cause an interrupt on a selectable edge. See Table 47-24 for summary of the operation of the $\overline{\text{DTR/DSR}}$ edge triggered interrupt. To enable the interrupt, set the DTREN bit (UCR3[13]) to ‘1’. Write a “one” to the DTRF bit (USR2[13]) to clear the interrupt flag.

The interrupt can be configured to occur on either the rising, falling, or either edge of the $\overline{\text{DTR/DSR}}$ input. Write to the DPEC[1:0] bits (UCR3[15:14]) to program which edge will cause an interrupt. If the bits are set to 00b and DTREN = 1, the interrupt will occur on the rising edge (default). If the bits are set to 01b and DTREN = 1, the interrupt will occur on the falling edge. If the bits are set to 1Xb and DTREN = 1, the interrupt will occur on either edge.

Table 47-24. $\overline{\text{DTR/DSR}}$ Edge Triggered Interrupt Truth Table

$\overline{\text{DTR}}$ / $\overline{\text{DSR}}$	DTREN	DPEC[1]	DPEC[0]	DTRF	Interrupt occurs on:	*$\overline{\text{interrupt\_uart}}$*
X	0	X	X	0	turned off	1
1->0	1	0	0	0	rising edge	1
0->1	1	0	0	1	rising edge	0
1->0	1	0	1	1	falling edge	0
0->1	1	0	1	0	falling edge	1
1->0	1	1	X	1	either edge	0
0->1	1	1	X	1	either edge	0

47.4.3.6 $\overline{\text{DCD}}$ - Data Carrier Detect

This signal is an output in DCE mode and an input in DTE mode. If used, the DCE device uses this signal to inform the DTE it has detected the carrier signal and the connection will be set up. This signal remains active while the connection remains established. In DTE mode this input can trigger an interrupt on changing state. This is achieved by setting to ‘1’ the interrupt enable bit (DCD, UCR3[9]). The change state is reflected in DCDDELT (USR2[6]). Also, the state of the Data Carrier Detect input is mirrored in the status register DCDIN (USR2[5]).

47.4.3.7 $\overline{\text{RI}}$ - Ring Indicator

This signal is an output in DCE mode and an input in DTE mode. If used, the DCE device uses this signal to inform the DTE that a ring just occurred. In DTE mode this input can trigger an interrupt on changing state. This is achieved by setting to '1' the interrupt enable bit (RI, UCR3[8]). The change state is reflected in RIDELT (USR2[10]). Also, the state of the Ring Indicator input is mirrored in the status register RIIN (USR2[9]).

47.4.3.8 $\overline{\text{CTS}}$—Clear To Send

This output pin serves two purposes. Normally, the receiver indicates that it is ready to receive data by asserting this pin (low). When the $\overline{\text{CTS}}$ trigger level is programmed to trigger at 32 characters received and the receiver detects the valid start bit of the 33 character, it de-asserts this pin. The operation of this output is the same regardless of whether the UART is in DTE or DCE mode.

47.4.3.9 Programmable $\overline{\text{CTS}}$ Deassertion

The $\overline{\text{CTS}}$ output can also be programmed to deassert when the RxFIFO reaches a certain level. Setting the CTS trigger level (UCR4[15:10]) at any value less than 32 deasserts the $\overline{\text{CTS}}$ pin on detection of the valid start bit of the N + 1 character (where N is the trigger level setting). However, the receiver continues to receive characters until the RxFIFO is full.

47.4.3.10 TXD—UART Transmit

This is the transmitter serial output. When operating in normal mode, NRZ encoded data is output. When operating in infrared mode, a 3/16 bit-period pulse is output for each 0 bit transmitted, and no pulse is output for each 1 bit transmitted. For RS-232 applications, this pin must be connected to an RS-232 transmitter. The operation of this output is the same regardless of whether the UART is in DTE or DCE mode. See Figure 47-19.

47.4.3.11 RXD—UART Receive

This is the receiver serial input. When operating in normal mode, NRZ encoded data is expected. When operating in infrared mode, a narrow pulse is expected for each 0 bit received and no pulse is expected for each 1 bit received. External circuitry must convert the IR signal to an electrical signal. RS-232 applications require an external RS-232 receiver to convert voltage levels. The operation of this input is the same regardless of whether the UART is in DTE or DCE mode. See Figure 47-19.



Figure 47-19. UART Simplified Block and Clock Generation Diagrams

47.4.4 Transmitter

The transmitter accepts a parallel character from the MCU and transmits it serially. The start, stop, and parity (when enabled) bits are added to the character. When the ignore RTS bit (IRTS) is set, the transmitter sends a character as soon as it is ready to transmit. $\overline{\text{RTS}}$ can be used to provide flow-control of the serial data. When $\overline{\text{RTS}}$ is set to ‘1’, the transmitter finishes sending the character in progress (if any), stops, and waits for $\overline{\text{RTS}}$ to be set to ‘0’ again. Generation of BREAK characters and parity errors (for debugging

purposes) is supported. The transmitter operates from the clock provided by the BRM. Normal NRZ encoded data is transmitted when the IR interface is disabled.

The transmitter FIFO (TxFIFO) contains 32 bytes. The data is written to TxFIFO by writing to the UTXD register with the byte data to the [7:0] bits. The data is written consecutively if the TxFIFO is not full. It is read (internally) consecutively if the TxFIFO is not empty. TXFULL bit (UTS[4]) can be used to control whether TXFIFO is full or not. The TxFIFO can be written regardless of the transmitter is disabled or enabled. If the UART is disabled, user can write data into the TxFIFO correctly. But in this case the write access will yield to a transfer error if the signal resp_sel is tied to 0.

47.4.4.1 Transmitter FIFO Empty Interrupt Suppression

The transmitter FIFO empty interrupt suppression logic suppresses the TXFE interrupt between writes to the TxFIFO. When TxFIFO is empty, the software can either send one or several characters. If the software sends one character, it would write the character into the UTXD register, then that character is immediately transferred to the transmitter shift register, assuming the transmitter is already enabled. Without interrupt suppression logic, the TXFE interrupt flag would be set immediately. But, with this logic, the interrupt flag is set when the last bit of the character has been transmitted, for example, before the transmission of the parity bit (if exists) and the stop bit(s).

So, the suppression logic does not immediately send the TXFE interrupt flag. It allows the software to write another character to the TxFIFO before the interrupt flag is asserted.

When the transmitter shift register empties before another character is written to the TxFIFO, the interrupt flag is asserted. Writing data to the TxFIFO would release the interrupt flag. The interrupt flag is asserted on the following conditions:

- System Reset
- UART software reset
- When a single character has been written to Transmitter FIFO and then the Transmitter FIFO and the Transmitter Shift Register become empty until another character is written to the Transmitter FIFO
- The last character in the TxFIFO is transferred to the shift register, when TxFIFO contains two or more characters. See Figure 47-20.



Figure 47-20. Transmitter FIFO Empty Interrupt Suppression Flow Chart

47.4.4.2 Transmitting a Break Condition

Asserting SNDBRK bit of the UCR1 Register forces the transmitter to send a break character (continuous zeros). The transmitter will finish sending the character in progress (if any) before sending break until this bit is reset. The user is responsible to ensure that this bit is high for long enough to generate a valid BREAK. The transmitter samples SNDBRK after every bit is transmitted. Following completion of the BREAK transmission, the UART will transmit two mark bits. The user can continue to fill the FIFO and any character remaining will be transmitted when the break is terminated.

47.4.5 Receiver

See Figure 47-21 for the receiver flow chart. The receiver accepts a serial data stream and converts it into parallel characters. When enabled, it searches for a start bit, qualifies it, and samples the following data bits at the bit-center. Jitter tolerance and noise immunity are provided by sampling at a 16x rate and using voting techniques to clean up the samples. Once the start bit is found, the data bits, parity bit (if enabled), and stop bits (either 1 or 2 depending on user selection) are shifted in. Parity is checked and its status reported in the URXD register when parity is enabled. Frame errors and BREAKs are also checked and reported. When a new character is ready to be read by the MCU from the RxFIFO, the receive data ready (RDR = USR2[0]) bit is asserted and an interrupt is posted (if DREN = UCR4[0] = 1). If the receiver trigger level is set to 2 (RXTL[5:0] = UFCR[5:0] = 2), and 2 chars have been received into RxFIFO, the receiver ready interrupt flag (RRDY = USR1[9]) is asserted and an interrupt is posted if the receiver ready interrupt enable bit is set (RRDYEN = UCR1[9] = 1). If the UART Receiver Register (URXD) is read once, and in consequence there is only 1 character in the RxFIFO, the interrupt generated by the RDR bit is automatically cleared. The RRDY bit is cleared when the data in the RxFIFO falls below the programmed trigger level.

Normal NRZ encoded data is expected when the IR interface is disabled.The RxFIFO contains 32 half-word entries. Characters received are written consecutively into this FIFO. If the FIFO is full and a 33rd characters is received, this character will be ignored and the USR2[ORE] bit will be set.



Figure 47-21. Receiver Flow Chart

47.4.5.1 Idle Line Detect

The receiver logic block includes the ability to detect an idle line. Idle lines indicate the end or the beginning of a message.

For an idle condition to occur:

- RxFIFO must be empty and
- RXD pin must be idle for more than a configured number of frames (ICD[1:0] = UCR1[11:10]).

When the idle condition detected interrupt enable (IDEN = UCR1[12]) is set and the line is idle for 4 (default), 8, 16, or 32 (maximum) frames, the detection of an idle condition flags an interrupt (see

Table 47-25). When an idle condition is detected, the IDLE (USR2[12]) bit is set. Clear the IDLE bit by writing 1 to it. Writing 0 to the IDLE bit has no effect.

Table 47-25. Detection Truth Table

IDEN	ICD [1]	ICD [0]	IDLE	*interrupt_uart*
0	X	X	0	1
1	0	0	asserted after 4 idle frames	asserted after 4 idle frames
1	0	1	asserted after 8 idle frames	asserted after 8 idle frames
1	1	0	asserted after 16 idle frames	asserted after 16 idle frames
1	1	1	asserted after 32 idle frames	asserted after 32 idle frames
Note: This table assumes that no other interrupt is set at the same time this interrupt is set for the *interrupt_uart* signal. This table shows how this interrupt affects the *interrupt_uart* signal.				

During a normal message there is no idle time between frames. When all of the information bits in a frame are logic 1s, the start bit ensures that at least one logic 0 bit time occurs for each frame so that the IDLE bit is not asserted.

47.4.5.2 Ageing Character Detect

The receiver block also includes the possibility to detect when at least one character has been sitting into the RxFIFO for a time corresponding to 8 characters. This ageing character capability allows the UART to inform the MCU that there is less character into the RxFIFO than the Rx trigger and, no new character has been detected on the RXD line. The ageing capability is a timer which starts to count as soon as the RxFIFO is not empty and its trigger level is not reached (RRDY=0). This counter is reset when either a RxFIFO read is performed or another character starts to present on the RXD line. If none of those two events occurs, the bit AGTIM (USR1[8]) is set when the counter has measured a time corresponding to 8 characters. AGTIM is cleared by writing a 1 to it. AGTIM can flag an interrupt to MCU on *interrupt_uart* if ATEN (UCR2[3]) has been set.

To summarize, AGTIM is set when:

- There is at least one character into RxFIFO.
- No read has occurred on RxFIFO and RXD line has stayed high, for a time corresponding to 8 characters.
- The RxFIFO trigger is not reached (RRDY=0)

47.4.5.3 Receiver Wake

The WAKE bit (USR2[7]) is set when the receiver detects a qualified Start bit. For this, two conditions must be fulfilled, firstly a falling edge on RXD line must be detected and secondly the RXD line must stays at low level for more than a half-bit duration. When the wake interrupt enable WKEN (UCR4[7]) bit is enabled, the receiver flags an interrupt (*interrupt_uart*) if the WAKE status bit is set. The WAKE bit is cleared by writing 1 to it. Writing 0 to the WAKE bit has no effect. The WAKE status bit can be asserted

in either serial RS-232 mode or IR mode. The generation of the WAKE interrupt needs the clock *module_clock*.

When the asynchronous wake interrupt (AWAKE) is enabled (AWAKEN = UCR3[4] = 1), and the MCU is in STOP mode, and UART clocks have been shut-off, then a falling edge detected on the receive pin (RXD) asserts the AWAKE bit (USR1[4]) and the *interrupt_uart* interrupt to wake the MCU from STOP mode. Re-enable UART clocks and clear the AWAKE bit by writing 1 to it. Writing 0 to the AWAKE bit has no effect. When IR interface is enabled (UCR1[7]=1), the AWAKE bit is always not asserted. The generation of the asynchronous AWAKE interrupt does not need any clocks.

In IR mode, if the asynchronous IR WAKE interrupt is enabled (AIRINTEN = UCR3[5] = 1), and if MCU is in STOP mode (UART clocks are off when MCU in STOP mode), then the detection of a falling edge on the receive pin (RXD_IR), asserts the AIRINT bit (USR1[5]), and the *interrupt_uart* interrupt. This interrupt wakes the MCU from STOP mode. Software re-enables UART clocks and clear the AIRINT bit by writing 1 to it. Writing 0 to the AIRINT bit has no effect. When IR interface is disabled (UCR1[7]=0), the AIRINT bit is always not asserted. The generation of the asynchronous AIRINT interrupt does not need any clocks.

Recommended procedure for programming the asynchronous interrupts is to first clear them by writing 1 to the appropriate bit in the UART Status Register 1 (USR1). Poll or enable the interrupt for the Receiver IDLE Interrupt Flag (RXDS) in the USR1. When asserted, the RXDS bit indicates to the software that the receiver state machine is in the idle state, the next state is idle, and the RXD pin is idle (high). After following this procedure, enable the asynchronous interrupt and enter STOP mode.

47.4.5.4 Receiving a BREAK Condition

A BREAK condition is received when the receiver detects all 0s (including a 0 during the bit time of the stop bit) in a frame. The BREAK condition asserts the BRCD bit (USR2[2]) and writes only the first BREAK character to the RxFIFO. Clear the BRCD bit by writing 1 to it. Writing 0 to the BRCD bit has no effect.

Asserting BRCD would generate an interrupt on *interrupt_uart*. The interrupt generation can be masked using the control bit BKEN (UCR4[2]). Receiving a break condition will also effect the following bits in the receiver register URXD:

URXD(11) = BRK. While high this bit indicates that the current char was detected as a break.

URXD(12) = FRMERR. The frame error bit will always be set when BRK is set.

URXD(10) = PRERR. If odd parity was selected the parity error bit will also be set when BRK is set.

URXD(14) = ERR. The error detect bit indicates that the character present in the rx data field has an error status. This can be asserted by a break.

47.4.5.5 Vote Logic

The vote logic block provides jitter tolerance and noise immunity by sampling with respect to a 16x clock (*brm_clk*) and using voting techniques to clean up the samples. The voting is implemented by sampling the incoming signal constantly on the rising edge of the *brm_clk*. See Figure 47-22. The receiver is

provided with the majority vote value, which is 2 out of the 3 samples. For examples of the majority vote results of the vote logic, see Table 47-26.

Table 47-26. Majority Vote Results

Samples	Vote
000	0
101	1
001	0
111	1

The vote logic captures a sample on every rising edge of *brm_clk*, however the receiver uses 16x oversampling to take its value in the middle of the sample character.

The receiver starts to count when the Start bit is set however it does not capture the contents of the RxFIFO at the time the Start bit is set. The start bit is validated when 0s are received for 7 consecutive 1/16 of bit times following the 1-to-0 transition. Once the counter reaches 0xF, it starts counting on the next bit and captures it in the middle of the sampling frame (see Table 47-26). All data bits are captured in the same manner. Once the stop bit is detected, the receiver shift register (SIPO_OUT) data is parallel shifted to the RxFIFO.



Figure 47-22. Majority Vote Results

A new feature has been recently implemented, it allows to re-synchronize the counter on each edge of RXD line. This is automatic and allows to improve the immunity of UART against signal distortion.

There is a special case when the *brm_clk* frequency is too low and is unable to capture a 0 pulse in IrDA. In this case, the software must set the IRSC (UCR4[5]) bit so that the reference clock (after internal divider) is used for the voting logic. The pulse is validated by counting the length of the pulse.

See Section 47.4.7, “Infrared Interface” for more details.

47.4.5.6 Baud Rate Automatic Detection Logic

When the baud rate automatic detection logic is enabled, the UART locks onto the incoming baud rate. To enable this feature, set the automatic detection of baud rate bit (ADBR = UCR1[14] = 1) and write 1 to the ADET bit (USR2[15]) to clear it. When ADET=0 and ADBR =1, the detection starts. Then, once the beginning of start bit (transition from 1-to-0 of RXD) has been detected, UART start a counter (UBRC) working at reference frequency. Once the end of start bit is detected (transition from 0-to-1 of RXD), the value of UBRC - 1 is directly copied into UBMR register. UBIR register is filled with 0x000F.

So, at the end of start bit, registers gets following values:

```
UBRC = number of reference clock periods (after divider) during Start bit.

UBIR = 0x000F

UBMR = UBRC - 1
```

The updated values of the three registers can be read.

See Table 47-27 for list of parameters for baud rate detection and Figure 47-23 for baud rate detection protocol diagram.

If any of the UART BRM registers are simultaneously written by the baud rate automatic detection logic and by the peripheral data bus, the peripheral data bus would have lower priority.

Table 47-27. Baud Rate Automatic Detection

ADBR	ADET	Baud Rate Detection	$\overline{\textit{interrupt\_uart}}$
0	X	Manual Configuration	1
1	0	Auto Detection Started	1
1	1	Auto Detection Complete	0
Note: This table assumes that no other interrupt is set at the same time this interrupt is set for the $\overline{\textit{interrupt\_uart}}$ signal.			



Note: LSB transmitted first.

Figure 47-23. Baud Rate Detection Protocol Diagram

47.4.5.6.1 Baud Rate Automatic Detection Protocol

The receiver must receive an ASCII character “A” or “a” to verify proper detection of the incoming baud rate. When an ASCII character “A” (0x41) or “a” (0x61) is received and no error occurs, the Automatic Detect baud rate bit is set (ADET=1) and if the interrupt is enabled (ADEN=UCR1[15]=1), an interrupt $\overline{interrupt\_uart}$ is generated.

When an ASCII character “A” or “a” is not received (because of a bit error or the reception of another character), the auto detection sequence restarts and waits for another 1-to-0 transition.

As long as ADET = 0 and ADBR = 1, the UART continues to try to lock onto the incoming baud rate. Once the ASCII character “A” or “a” is detected and the ADET bit is set, the receiver ignores the ADBR bit and continues normal operation with the calculated baud rate.

The UART interrupt is active ($\overline{interrupt\_uart}$ = 0) as long as ADET = 1 and ADBR = 1. This can be disabled by clearing the automatic baud rate detection interrupt enable bit (ADEN = 0). Before starting an automatic baud rate detection sequence, set ADET = 0 and ADBR = 1.

The RxFIFO must contain the ASCII character “A” or “a” following the automatic baud rate detection interrupt.

The 16-bit UART Baud Rate Count Register (UBRC) is reset to 4 and stays at 0xFFFF when an overflow occurs. The UBRC register counts (measures) the duration of start bit. When the start bit is detected and counted, the UART Baud Rate Count Register retains its value until the next automatic baud rate detection sequence is initiated.

The Baud Rate Count Register counts only when auto detection is enabled.

47.4.5.6.2 Baud Rate Automatic Detection Protocol Improved[1]

New Baud Rate Determination

In order to fight against the problems caused by the distortion and the noise on the RXD line, the duration of the baud rate measurement has been extended. Previously, as described above, this determination was based on the measurement of the START bit duration. Now, this measurement is based on the duration of START bit + bit0. Bit0 is the first bit following the START bit. In fact, the counter which is started at the falling edge of START bit is no longer stopped at next rising edge (end of START bit), but it is stopped at

the next falling edge (end of bit0). As the character sent is always a “A” (41h) or a “a” (61h), this second falling edge will always be present and it will indicate the end of bit0. Once this counter is stopped, the result is divided by 2 and used by the BRM to determine the incoming baud rate.

NOTE

UBRC register contains the result of this division by two, in consequence it reflects the measurement of the duration of one bit.

New Autobaud Counter Stopped bit and Interrupt

A new bit has been added in USR2 register: ACST (USR2[11]). This bit is set immediately after the determination of the baud rate, So,

- if ADNIMP is not set (default), ACST is set to 1 after the end of bit0,
- If ADNIMP is set to 1, ACST is set to 1 at the end of START bit.

If ACIEN (UCR3[0]) is set to 1, ACST will flag an interrupt on $\overline{interrupt\_uart}$ signal. This interrupt informs the MCU the BRM has just been set with the result of the bit length measurement. If needed, the MCU can perform a read of UBMR (or UBRC) register and determine by itself the baud rate measured. Then the MCU has the possibility to correct the BRM registers with the nearest standardized baud rate.

NOTE

- ACST is set only if ADBR is set to 1, for example, the UART is autobauding.
- Clear the ACST bit by writing 1 to it. Writing 0 to the ACST bit has no effect.

47.4.5.7 Escape Sequence Detection

An escape sequence typically consists of three characters entered in rapid succession (such as +++). Because these are valid characters by themselves, the time between characters determines if it is a valid escape sequence. Too much time between two of the “+” characters is interpreted as two “+” characters, and not part of an escape sequence.

The software chooses the escape character and writes its value to the UART Escape Character Register (UESC). The software must also enable escape detection feature by setting ESCEN (UCR2[11]) to 1. The hardware compares this value to incoming characters in the RxFIFO. When an escape character is detected, the internal escape timer starts to count. The software specifies a time-out value for the maximum allowable time between 2 successive escape characters (see Table 47-28). The escape timer is programmable in intervals of 2 ms to a maximum interval of 8.192 seconds.

1.Several issues have been reported for ICs using the existing autobaud protocol, especially for 57.6 Kbit/s and 115.2 Kbit/s. As a consequence, this protocol has been improved. The old one is still available in the current UART IP, but several modifications can also be used in order to make this autobaud detection more reliable. If the user wants to keep with the old method, he has to set the bit ADNIMP (UCR3[7]) to 1. If this bit is not set (default), the autobaud improvements will be used. Those improvements are mainly grouped in two categories: the new baud rate measurement and the new ACST bit (and associated interrupt).

Table 47-28. Escape Timer Scaling

UTIM Register	Maximum Time Between Specified Escape Characters
0x000	2 ms
0x001	4 ms
0x002	6 ms
0x003	8 ms
0x004	10 ms
…	…
0F8	498 ms
0F9	500 ms
…	…
9C3	5 s
…	…
FFD	8.188 s
FFE	8.190 s
FFF	8.192 s
Note: To calculate the time interval: (UTIM_Value + 1) × 0.002 = Time_Interval Example: (09C3 + 1) × 0.002 = 5 s.	

The escape sequence detection feature is available for all the reference frequencies. Before using Escape Sequence Detection, the user must fill the ONEMS register. This 24-bit register must contain the value of the UART internal frequency divided by 1000. The internal frequency is obtained after the UART internal divider which is applied on *module_clock* clock.

Example I:

- If the input clock *module_clock* frequency is 66.5 MHz.
- And if the input clock *module_clock* is divided by 2 with the internal divider: UFCR[9:7] = 3’b100

Calculation of Frequency for ONEMS Register ***Eqn. 47-1***

$$ONEMS = \frac{66.5 \times 10^6}{2 \times 1000} = 33250 = 81E2h$$

Example II:

- If the input clock *module_clock* frequency is 66.5 MHz.
- And if the input clock *module_clock* is divided by 1with the internal divider: UFCR[9:7] = 3’b101

Calculation of Frequency for ONEMS Register ***Eqn. 47-2***

$$ONEMS = \frac{66.5 \times 10^6}{1000} = 66500 = 103C4h$$

The escape sequence detection interrupt is asserted when the escape sequence interrupt enable (ESCI) bit is set and an escape sequence is detected (ESCF set). Clear the ESCF bit by writing 1 to it. Writing 0 to the ESCF bit has no effect.

47.4.6 Binary Rate Multiplier (BRM)

The BRM sub-module receives *ref_clk* (*module_clock* clock after divider). From this clock, and with integer and non-integer division, BRM generates a 16x baud rate clock whose frequency is 16 times of baud rate. The UART transmitter will shift data out based on this 16x baud rate clock. The UART receiver will sample the serial data line based on this 16x baud rate clock. The input and output frequency ratio is programmed in the UART BRM Incremental Register (UBIR) and UART BRM MOD Register (UBMR). The output frequency is divided by the input frequency to produce this ratio. For integer division, set the UBIR = 0x000F and write the divisor to the UBMR register. All values written to these registers must be one less than the actual value to eliminate division by 0 (undefined), and to increase the maximum range of the registers.

Updating the BRM registers requires writing to both registers. The UBIR register must be written before writing to the UBMR register. If only one register is written to by the software, the BRM continues to use the previous values.

The following examples show how to determine what values are to be programmed into UBIR and UBMR for a given reference frequency and desired baud rate. The following equation can be used to help determine these values:

Frequency and Baud Rate for UBIR and UBMR ***Eqn. 47-3***

$$BaudRate = \frac{RefFreq}{\left(16 \times \frac{UBMR + 1}{UBIR + 1}\right)}$$

With

Reference Frequency (Hz): UART Reference Frequency (*module_clock* after RFDIV divider)

Baud Rate (bit/s): Desired baud rate.

Example 47-1. Integer Division ÷ 21

```
Reference Frequency = 19.44 MHz
UBIR = 0x000F
UBMR = 0x0014
Baud Rate = 925.7 kbit/s
```

NOTE

Observe that each value written to the registers is one less than the actual value.

Example 47-2. Non-Integer Division

```
Reference Frequency = 16 MHz
Desired Baud Rate = 920 Kbits/s
```

$$\frac{UBMR + 1}{UBIR + 1} = \frac{RefFreq}{16 \times BaudRate} = \frac{16 \times 10^6}{16 \times 920 \times 10^3} = 1.087$$

```
Ratio = 1.087 = 1087 / 1000
UBIR = 999 (decimal)= 0x3E7
UBMR = 1086 (decimal)= 0x43E
Non-Integer Division
Reference Frequency = 25 MHz
Desired Baud Rate = 920 kbit/s
Ratio = 1.69837 = 625 / 368
UBIR = 367 (decimal)= 0x16F
UBMR = 624 (decimal)= 0x270
```

Example 47-3. Non-Integer Division

```
Reference Frequency: 30 MHz
Desired Baud Rate = 115.2 kbit/s
Ratio = 16.276043 = 65153 / 4003
UBIR = 4002 (decimal) = 0x0FA2
UBMR = 65152 (decimal) = 0xFE80
```

47.4.7 Infrared Interface

47.4.7.1 Generalities

The Infrared interface is selected when IREN (UCR1[7]) is set to 1.

The Infrared Interface is compatible with IrDA Serial Infrared Physical Layer Specification. In this specification, a “zero” is represented by a positive pulse, and a “one” is represented by no pulse (line remains low).

In the UART:

In TX: For each “zero” to be transmitted, a narrow positive pulse which is 3/16 of a bit time is generated. For each “one” to be transmitted no pulse is generated (output is low). External circuitry has to be provided to drive an Infrared LED.

In RX: When receiving, a narrow negative pulse is expected for each “zero” transmitted while no pulse is expected for each “one” transmitted (input is high).

NOTE

Rx part of IR block expects to receive an inverted signal compared to IrDA specification. Circuitry external to the IC transforms the Infrared signal to an electrical signal.

The IR interface has an edge triggered interrupt (IRINT). This interrupt validates a zero bit being received. This interrupt is enabled by writing a “one” to ENIRI bit.

The behavior of Infrared Interface is determined by 3 bits INVT (UCR3[1]), INVR (UCR4[9]) and IRSC (UCR4[5]).

47.4.7.2 Inverted Transmission and Reception bits (INVT & INVR)

The values of INVT and INVR depend of the IrDA transceiver connected on the TXD_IR and RXD_IR pins of the UART. If this transceiver is not inverting on both paths Tx and Rx, a Zero is represented by a positive pulse and a One is represented by no pulse (line remains low). In this case, the bit INVT must be set to 0 and the bit INVR must be set to 1 (because Rx IR block expects an inverted signal).

On the contrary user must set INVT=1 and INVR=0 if both paths of the transceiver are inverting, that is, a Zero is represented as a negative pulse and a One is represented by no pulse (line remains high). The transceiver can also be inverting on only one path (Tx or Rx), in this case INVT and INVR must be together equal to 1 or to 0, depending on which path is inverted.

47.4.7.3 InfraRed Special Case (IRSC) Bit

The value to apply to IRSC bit is based on 2 parameters: the baud rate and the Minimum Pulse Duration (MPD) of the transceiver. According to IrDA Standard Specification, for SIR (Serial IR) baud rates from 2.4 Kbit/s to 115.2 Kbit/s this nominal pulse duration is equal to 3/16 of a bit duration (at the selected baud rate). But, for all the baud rates a Minimum Pulse Duration is also specified. According to IrDA Standard, a Zero is represented by a light pulse, so the IrDA transceiver cannot emit a light pulse shorter than the MPD. For SIR, the MPD is constant and equal to 1.41 us.

But user must take into account the electrical MPD associated to the transceiver on the receiver path. Typically this value is 2.0 us, but for some manufacturers MPD can go down to 1.0 us.

In order to understand the meaning of IRSC bit, one must understand how the RX path work in IrDA mode.

When UART is in IrDA mode, a Zero is not only detected by the state of the RXD_IR line, but also with the duration of the pulse. This pulse duration can be measured with two different clocks. In this case, clock is selected with the IRSC bit.

- If IRSC = 0, the clock used is the BRM clock.
- If IRSC = 1, the clock used is the UART internal clock (UART clock after the divider (RFDIV)).

In normal operation, IRSC=0. This means at any time, the user must insure the frequency of BRM_clock is high enough to measure the pulse. In the UART and for IRSC=0, the pulse must last at least two BRM clock cycles.

If this condition is not fulfilled, IRSC must be set to 1.

Two examples are presented, with the Minimum Pulse Duration equals to the MPD of the IrDA specification (in SIR).

Example 47-4. Calculation of BRM Clock Period (Clock Period < 1.41 µs)

The user wants to receive IrDA data at 115.2 Kbit/s. The UBIR and UBMR registers are set in order to create the BRM_clock with a frequency of 16*baud rate = 16 * 115.2 = 1.843 MHz. But at the same time, in order to correctly detect the pulse, the user must be sure that 2* BRM_clock period is lower than 1.41 us. Lets check:

BRM_clock period = 1/1843000 = 542 ns

So 2*BRM_clock period = 1.09 us < 1.41 us. It is fine.

Example 47-5. Calculation of BRM Clock Period (Clock Period > 1.41 µs)

This time the user wants to receive at 19.2 Kbit/s. So, the BRM_clock is set to 16*19200 = 307.2 kHz. Check if 2* BRM_clock period < 1.41 us:

BRM_clock period =1/307200 = 3.25 us

So 2*BRM_clock period = 6.50 us >> 1.41 us. It does not work.

So, in this case, the BRM clock cannot be used to measure the pulse duration and the user must select the UART internal clock by setting IRSC =1.

NOTE

Like for Escape character detection, when IR Special Case is enabled (IRSC=1), the UART must measure a duration. In order to do that, the user must fill the ONEMS register. See Section 47.4.5.7, “Escape Sequence Detection.”

47.4.7.4 IrDA interrupt

Serial infrared mode (SIR) uses an edge triggered interrupt flag IRINT (USR2[8]). When INVR =0, detection of a falling edge on the RXD pin asserts the IRINT bit. When INVR=1, detection of a rising edge on the RXD pin asserts the IRINT bit. When IRINT and ENIRI bits are both asserted, the *interrupt_uart* interrupt is asserted. Clear the IRINT bit by writing 1 to it. Writing 0 to the IRINT bit has no effect.

47.4.7.5 Conclusion about IrDA

Before using the UART in IrDA, the baud rate limit must be calculated. This baud rate limit informs the user if IRSC bit has to be set or not.

Determine this limit:

As already described, if IRSC = 0, the following condition must always be fulfilled

Calculation of Baud Rate: ***Eqn. 47-4***

$$2 \times \text{BRMClockPeriod} < \text{MinPulseDuration}$$

So,

$$BRMClockFrequency > \frac{2}{MPD}$$

So, knowing BRM_clock frequency = 16 * Baud Rate, we get:

$$BaudRate > \frac{1}{8 \times MinPulseDuration}$$

So, the user needs to set IRSC = 0 when:

- If Minimum Pulse Duration = 2.5 us and Baud Rate > 50 Kbit/s.
- If Minimum Pulse Duration = 2.0 us and Baud Rate > 62.5 Kbit/s.
- If Minimum Pulse Duration = 1.41 us and Baud Rate > 88.6 Kbit/s.

NOTE

For baud rates lower than the limit, IRSC must be set to1.

47.4.7.6 Programming IrDA Interface

47.4.7.6.1 High Speed

As an example, the following sequence can be used to program the IrDA interface in order to send and receive characters at 115.2 Kbit/s.

Assumptions:

- Input UART clock = 90 MHz
- Internal clock divider = 3 (divide Input UART clock by 3)
- Baud rate = 115.2 Kbit/s
- IrDA transceiver is not inverting on both channels: for Tx and Rx, a Zero is represented by a positive pulse, and a One is represented by no pulse (line stays low).
- Interrupt: Sent to MCU when 1 char is received into the Rx FIFO (RDR)

Registers values and Programming orders:

```
UCR1 = 0x0085
UCR1[7] = IREN = 1: Enable IR interface
UCR1[0] = UARTEN = 1: Enable UART

UTS = 0x0000
UFCR = 0x0981
TXTL[5:0] = 0x02: Default value
RFDIV[2:0] = 0x3: Divide Input UART clock by 3 (resulting internal clock is 30 MHz)
RXTL[5:0] = 0x01: Default value

UBIR = 0x0202
UBMR = 0x20BE Baud rate = 115.2 kbit/s with internal clock = 30 MHz

UCR2 = 0x4027
UCR2[14] = IRTS = 1: Ignore level of RTS input signal
UCR2[5] = WS = 1: Characters are 8-bit length
```

```
UCR2[2] = TXEN = 1: Enable Rx path
UCR2 [1] = RXEN = 1: Enable Tx path
UCR2[0] = SRST_B = 1: No software reset

UCR3 = 0x0000
UCR4 = 0x8201
CTSTL[5:0] = 0x20: Default value
UCR4[9] = INVR = 1: Inverted Infrared Reception (because IrDA transceiver is not inverting)
UCR4[1] = DREN = 1: To enable RDR interrupt (sent when one char is received)
```

The UART is ready to send a character as soon as there is a write into UTXD register. And an interrupt is sent to MCU when a character is received.

47.4.7.6.2 Low Speed

This time, we keep the same assumptions but the speed is now 9.6 Kbit/s. So, this baud rate is below the limit (even with a Min. Pulse Duration of 2.5 us) and thus IRSC must be set to 1.

Assumptions:

- Input UART clock = 90 MHz
- Internal clock divider = 3 (divide Input UART clock by 3)
- Baud rate = 9.6 Kbit/s
- IrDA transceiver is not inverting on both channels: for Tx and Rx, a Zero is represented by a positive pulse, and a One is represented by no pulse (line stays low).
- Interrupt: Sent to MCU when 1 char is received into the Rx FIFO (RDR).

Registers values and Programming orders:

```
UCR1 = 0x0085
UCR1[7] = IREN = 1: Enable IR interface
UCR1[0] = UARTEN = 1: Enable UART

UFCR = 0x0981
UFCR[15:10] = TXTL[5:0] = 0x02: Default value
RFDIV[2:0] = 0x3: Divide Input UART clock by 3 (resulting internal clock is 30 MHz)
UFCR[5:0] = RXTL[5:0] = 0x01: Default value

UBIR = 0x00FF

UBMR = 0xC354 Baud rate = 9.6 kbit/s with internal clock = 30 MHz

UCR2 = 0x4027
UCR2[14] = IRTS = 1: Ignore level of RTS input signal
UCR2[5] = WS = 1: Characters are 8-bit length
UCR2[2] = TXEN = 1: Enable Rx path
UCR2 [1] = RXEN = 1: Enable Tx path
UCR2[0] = SRST_B = 1: No software reset

UCR3 = 0x0000
UCR3[1] = INVT = 0: Positive pulse represents 0.

UCR4 = 0x8221
UCR4[15:10] = CTSTL[5:0] = 0x20: Default value
UCR4[9] = INVR = 1: Inverted Infrared Reception (because IrDA transceiver is not inverting)
```

```
UCR4[5] = IRSC = 1: Because data rate is below the limit and thus the UART internal clock is
used to measure the pulse duration.
UCR4[1] = DREN = 1: To enable RDR interrupt (sent when one char is received)
```

The UART is now ready to send a character as soon as there is a write into UTXD register. An interrupt is sent to MCU when a character is received.

47.4.8 Low Power Modes

Table 47-29 shows the UART functionality while in hardware controlled low-power modes. These modes are controlled by the signals *doze_req* and *stop_req*. The control/status/data registers will not change when getting into/out of low power modes.

Table 47-29. UART Low Power State Operation

	Normal State (*doze_req* = 1'b0 & *stop_req* = 1'b0)	Doze State (*doze_req* = 1'b1)		Stop State (*stop_req* = 1'b1)
		DOZE bit = 0	DOZE bit = 1	
UART-Clock	ON	ON	ON	OFF
UART Serial / IrDA	ON	ON	OFF	OFF

47.4.8.1 UART Operation in System Doze Mode

While in Doze State (when *doze_req* input pin is set to 1'b1), the UART behavior depends on the DOZE (UCR1[1]) control bit. While the DOZE bit is negated, the UART serial interface is enabled. While the system is in the Doze State, and the DOZE bit is asserted, the UART is disabled. If the Doze State is entered with the DOZE bit asserted while the UART serial interface was receiving or transmitting data, it will complete the receive/transmit of the current character and signal to the far-end transmitter/receiver to stop sending/receiving.

47.4.8.2 UART Operation in System Stop Mode

The internal baud rate clocks of the transmitter and receiver are gated off if the *stop_req* signal to UART is asserted. Even though the clocks at the input of UART module continue to run during system Stop mode the UART will not do any transmission or reception.

The following UART interrupts wake the MCU processor from STOP mode:

- RTS (RTSD)
- IrDA Asynchronous WAKE (AIRINT)
- Asynchronous WAKE (AWAKE)
- RI (RIDELT in DTE mode only)
- DCD (DCDDELT in DTE mode only)
- DTR (DTRD in DCE mode only)
- DSR (DTRD in DTE mode only)

When an asynchronous WAKE (awake) interrupt exits the MCU from STOP mode, make sure that a dummy character is sent first because the first character may not be received correctly.

47.4.8.3 Power Saving Method in UART

The RXEN (UCR2[1]), TXEN (UCR2[2]) and UARTEN (UCR1[0]) bits are set by the user and provide software control of low-power modes.

Setting the UARTEN (UCR1[0]) bit to 0 shuts off the receiver and transmitter logic and the associated clocks.

If the UART is used only in transmit mode, UARTEN and TXEN must be set to 1. If the UART is used only in receive mode, UARTEN and RXEN must be set to 1. Setting TXEN or RXEN to 0 allows to save a lot of power.

47.4.9 UART Operation in System Debug State

The bit UTS [11] controls whether the UART will respond to the input signal *debug_req*, or whether it will continue to run as normal.

If the UART is programmed to respond to *debug_req*:

1. The UART will halt all operations upon detecting the *debug_req* input.
2. A transfer in progress, either to/from a core (using the IP Bus interface) or to/from an external device, will be completed before halting. This means a single byte/word transfer, not an entire FIFO. Reception of any further data from an external device will be disabled.
3. Internal registers will continue to be writable and readable using the IP Bus interface. A read will leave the contents unaffected.
4. The RX FIFO is affected in debug mode in the following way:
   a) All writes into the RX FIFO are prevented.
   b) The bit RXDBG (UTS[9]) is used to select the readability of the RX FIFO during debug mode:

      RXDBG = 0: hold the read pointer at the location it had upon entering debug mode, and URXD register returns only the data value at that location, no matter how many reads attempted.

      RXDBG = 1, selectable at any time: Allow to read the characters received in Rx FIFO. It will not be possible to re-read previously read locations, nor will it be possible to readjust the read pointer to the value it had prior to entering debug mode.

47.4.10 Reset

This section describes how to reset the module and explains special requirements related to reset.

47.4.10.1 Hardware reset

All of registers, FIFOs, state machines and sequential elements can be reset to their initial values by hardware reset or power on reset.

47.4.10.2 Software reset

The status registers USR1 and USR2, BRM registers UBIR and UBMR, TxFIFO and RxFIFO, and transmitter and receiver state machines can be reset by software reset. Internal logic will remain the software reset signal at active for about 4 *module_clock* cycles. Programmer can follow the following software reset sequence:

1. Clear the $\overline{\text{SRST}}$ bit (UCR2[0])
2. Wait for software reset complete: poll SOFTRST bit (UTS[0]) until it is 0.
3. Re-program baud rate registers: Re-write UBIR and UBMR.

47.4.11 Transfer Error

The UART can generate a transfer error on the peripheral bus in the following cases:

- Core is writing into a read-only register.
- Core is accessing (read or write) an unused location within the assigned address space reserved to UART.
- Core is writing into UTXD register with transmit interface disabled (TXEN=0 or UARTEN=0)
- Core is reading URXD register with receive interface disabled (RXEN=0 or UARTEN=0)

47.4.12 Functional Timing

This section includes timing diagrams for functional signaling.

47.4.12.1 RS-232 Mode

When transmitting a byte, the UART first sends a Start Bit which is logic 0, followed by the data (general 8 bits, but could be 7 bits) followed by parity bit (optional) and one or two Stop Bits which is logic 1. The sequence is repeated for each byte sent. Figure 47-24 shows a diagram of a what a byte transmission would look like. The receiver also sample data according to this format.



Figure 47-24. Timing Diagram of RS-232 Serial Data Line

47.4.12.2 IrDA Mode

According to IrDA specification, the low speed (115.2Kbit/s and below) IR frame format is compatible with UART frame. Figure 47-25 shows the timing of IR data line and corresponding UART frame. In this figure, an example data 0x65 is used.



Figure 47-25. Timing diagram of Low Speed IR (<=115.2 Kbit/s) Data Line

47.5 Initialization

As an example, the following sequence can be used to program the UART in order to send and receive characters in RS-232 mode.

Assumptions:

- Input UART clock = 100 MHz
- Baud rate = 921.6Kbps
- Data bits = 8 bits
- Parity = Even
- Stop bits = 1 bit
- Flow control = Hardware

Main program:

1. UCR1 = 0x0001

Enable the UART.

2. UCR2 = 0x2127

Set hardware flow control, data format and enable transmitter and receiver.

3. UCR3 = 0x0704

Set UCR3[RXDMUXSEL] = 1.

4. UCR4 = 0x7C

Set CTS trigger level to 31,

5. UFCR = 0x089E

Set internal clock divider = 5 (divide input uart clock by 5). So the reference clock is 100MHz/5 = 20MHz.

Set TXTL = 2 and RXTL = 30.

6. UBIR = 0x08FF
7. UBMR = 0x0C34

In the above two steps, set baud rate to 921.6Kbps based on the 20MHz reference clock.

8. UCR1 = 0x2201

Enable the TRDY and RRDY interrupts.

Interrupt service routine for the transmitter:

- Write characters into UTXD

The TRDY interrupt will be automatically de-asserted when the data level of the TxFIFO exceeds the TXTL=2. Note: For the first time the interrupt may be de-asserted after 4 characters are written into the TxFIFO because of the shift register.

Interrupt service routine for the receiver:

- Read characters from URXD

The RRDY interrupt will be automatically de-asserted when the data level of the RxFIFO is below the RXTL=30.

Chapter 48
Universal Serial Bus OTG and Host (USBOH)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

The USBOH module contains all of the functionality required to support 2 independent USB ports, compatible with the USB 2.0 specification. In addition to the normal USB functionality, the module also provides support for direct connections to on-board USB peripherals with serial, UTMI or ULPI protocol, and supports multiple interface types for ULPI and serial transceivers.

48.1 Overview

The USBOH module provides high performance USB on-the-go (OTG) functionality, compliant with the USB 2.0 specification, the OTG supplement and the ULPI specification. The module consists of two independent USB cores (host core and OTG core), each with serial and ULPI USB ports.

In addition to the USB cores, the module provides for full-speed transceiverless link (TLL) operation on the host port. The OTG core also supplies the UTMI interface for the internal UTMI PHY.

Figure 48-1 shows a block diagram of USBOH.



Figure 48-1. USBOH Block Diagram

48.1.1 Features

The USBOH module includes the following features:

- High-speed / full-speed / low-speed host-only core:
  - HS/FS ULPI compliant interface
  - Software-configurable for full-speed / low-speed interface for Serial transceiver
  - Full-speed transceiverless link logic (FS-TLL) for on-board connection to an FS/LS USB peripheral
  - Software-configurable interface for internal serial PHY, external serial PHY and ULPI PHY selection
- High-speed / full-speed / low-speed OTG core
  - HS/FS ULPI-compliant interface
  - Software-configurable for ULPI or serial transceiver interface

  - High-speed (with ULPI transceiver), full-speed and low-speed operation in host mode
  - High-speed (with ULPI transceiver), and full-speed operation in peripheral mode
  - Hardware support for OTG signaling, session request protocol and host negotiation protocol
  - Up to 8 bidirectional endpoints
  - Software-configurable interface for internal UTMI PHY, external serial PHY and external ULPI PHY selection
- Low power mode with local and remote wakeup capability
- Serial PHY interfaces configurable for bidirectional/unidirectional and differential/single ended
- Embedded DMA controller

48.1.2 Modes of Operation

USBOH modes of operation include normal and low-power modes.

48.1.2.1 Normal Mode

In normal mode, each USB core controls its corresponding port. Both host port and OTG port can work in a number of modes, which are described in Section 48.1.2.1.1, “Host Port Modes and Section 48.1.2.1.2, “OTG Port Modes” respectively.

In addition to these modes, each USB core interface can be configured for high-speed (480 Mbps) and/or full/low-speed operation (12/1.5 Mbps).

48.1.2.1.1 Host Port Modes

The host port supports ULPI and serial transceivers, as well as the internal Serial USB transceiver. The following modes are supported by the host port:

- Internal serial interface mode, used for connecting an on-chip Serial USB PHY
- External serial interface mode, used for connecting an on-board Serial USB PHY
- ULPI interface mode, which is the low pin-count standard for connecting off-chip high-speed USB transceivers. When the port is configured for ULPI mode, only a ULPI-compatible transceiver can be used.
- FS TLL mode, which is typically used for on-board USB connections to USB-capable peripherals. This mode emulates the functionality of two back-to-back connected transceivers, so host and peripheral can be connected without PHY. The FS-TLL is used in serial interface mode for full/low-speed transfers.

48.1.2.1.2 OTG Port Modes

The OTG port requires a transceiver and is intended for off-board USB connections. The following modes are supported by the OTG port:

- Serial interface mode. The port does not support dedicated signals for OTG signaling: instead, a transceiver with built-in OTG registers must be used. Typically, the transceiver registers are accessible over an I^2C or SPI interface

- ULPI mode. In this mode, a ULPI transceiver is connected to the port contacts to support high-speed off-board USB connections. ULPI mode is activated by writing the relevant register.
- UTMI mode. In this mode, the on-chip UTMI transceiver is connected to the USB module.

48.1.2.2 Low-Power Mode

Each USB core has an associated power control module that is controlled by the USB core and clocked on a 32 kHz clock. When a USB bus is idle, the transceiver can be placed in low-power (suspend) mode, after which the clocks to the USB core can be stopped. The 32 kHz low power clock must remain active, as it is needed for wakeup detection.

Either the local CPU or the remote USB host/peripheral can initiate a wakeup sequence to resume USB communication.

48.2 Memory Map/Register Definition

Table 48-1 shows the USBOH module memory map. For the base address of a particular module instantiation, see the system memory map.

The buffers are not accessible via the IP bus, so they do not appear in the memory map.

Table 48-1. USBOH Module Memory Map

Base Address Offset	Controller	Register Name (Name Abbreviation)	Access
0x0000	OTG	ID (UOG_ID)	RO
0x0004	OTG	Hardware General (UOG_HWGENERAL)	RO
0x0008	OTG	Host Hardware Parameters (UOG_HWHOST)	RO
0x0010	OTG	TX Buffer Hardware Parameters (UOG_HWTXBUF)	RO
0x0014	OTG	RX Buffer Hardware Parameters (UOG_HWRXBUF)	RO
0x0080	OTG	General Purpose Timer #0 Load(UOG_GPTIMER0LD)	RW
0x0084	OTG	General Purpose Timer #0 Controller(UOG_GPTIMER0CTRL)	RW
0x0088	OTG	General Purpose Timer #1 Load(UOG_GPTIMER0LD)	RW
0x008C	OTG	General Purpose Timer #1 Controller(UOG_GPTIMER0CTRL)	RW
0x0090	OTG	System Bus interface control (UOG_SBUSCFG)	RW
0x0100	OTG	Capability Register Length (UOG_CAPLENGTH)	RO
0x0102	OTG	Host Interface Version (UOG_HCIVERSION)	RO
0x0104	OTG	Host Control Structural Parameters (UOG_HCSPARAMS)	RO
0x0108	OTG	Control Capability Parameters (UOG_HCCPARAMS)	RO
0x0120	OTG	Device Interface Version (UOG_DCIVERSION)	RO
0x0124	OTG	Device Controller Capability Parameters (UOG_DCCPARAMS)	RO
0x0140	OTG	USB Command Register (UOG_USBCMD)	RW
0x0144	OTG	USB Status Register (UOG_USBSTS)	RW
0x0148	OTG	Interrupt Enable Register (UOG_USBINTR)	RW
0x014C	OTG	USB Frame Index (UOG_FRINDEX)	RW
0x0154	OTG	Host Controller Frame List Base Address (UOG_PERIODICLISTBASE)	RW

Table 48-1. USBOH Module Memory Map (continued)

0x0158	OTG	Host Controller Next Asynch. Address (UOG_ASYNCLISTADDR)	RW
0x0160	OTG	Host Controller Embedded TT Asynch. Buffer Status (UOG_BURSTSIZE)	RW
0x0164	OTG	TX FIFO Fill Tuning (UOG_TXFILLTUNING)	RW
0x0170	OTG	ULPI Viewport (UOG_ULPIVIEW)	RW
0x0178	OTG	Endpoint NAK (ENDPTNAK)	RW
0x017C	OTG	Endpoint NAK Interrupt Enable (ENDPTNAKEN)	RW
0x0180	OTG	Config Flag (UOG_CFGFLAG)	RO
0x0184	OTG	Port Status & Control (UOG_PORTSC1)	RW
0x01A4	OTG	On-The-Go Status & control (UOG_OTGSC	RW
0x01A8	OTG	USB Device Mode (UOG_USBMODE)	RW
0x01AC	OTG	Endpoint Setup Status (UOG_ENDPTSETUPSTAT)	RW
0x01B0	OTG	Endpoint Initialization (UOG_ENDPTPRIME)	RW
0x01B4	OTG	Endpoint De-Initialize (UOG_ENDPTFLUSH)	RW
0x01B8	OTG	Endpoint Status (UOG_ENDPTSTAT)	RO
0x01BC	OTG	Endpoint Complete (UOG_ENDPTCOMPLETE)(	RW
0x01C0	OTG	Endpoint Control0 (UOG_ENDPTCTRL0)	RW
0x01C4	OTG	Endpoint Control1 (UOG_ENDPTCTRL1)	RW
0x01C8	OTG	Endpoint Control2 (UOG_ENDPTCTRL2)	RW
0x01CC	OTG	Endpoint Control3 (UOG_ENDPTCTRL3)	RW
0x01D0	OTG	Endpoint Control4 (UOG_ENDPTCTRL4)	RW
0x01D4	OTG	Endpoint Control5 (UOG_ENDPTCTRL5)	RW
0x01D8	OTG	Endpoint Control6 (UOG_ENDPTCTRL6)	RW
0x01DC	OTG	Endpoint Control07(UOG_ENDPTCTRL7)	RW
0x0400	Host	Host ID (UH1_ID)	RO
0x0404	Host	Hardware General (UH1_HWGENERAL)	RO
0x0408	Host	Host Hardware Parameters (UH1_HWHOST)	RO
0x0410	Host	TX Buffer Hardware Parameters (UH1_HWTXBUF)	RO
0x0414	Host	RX Buffer Hardware Parameters (UH1_HWRXBUF)	RO
0x0480	Host	General Purpose Timer #0 Load(UH1_GPTIMER0LD)	RW
0x0484	Host	General Purpose Timer #0 Controller(UH1_GPTIMER0CTRL)	RW
0x0488	Host	General Purpose Timer #1 Load(UH1_GPTIMER0LD)	RW
0x048c	Host	General Purpose Timer #1 Controller(UH1_GPTIMER0CTRL)	RW
0x0490	Host	System Bus Interface Control (UH1_SBUSCFG)	RW
0x0500	Host	Capability Register Length (UH1_CAPLENGTH)	RO
0x0502	Host	Host Interface Version (UH1_HCIVERSION)	RO
0x0504	Host	Host Control Structural Parameters (UH1_HCSPARAMS)	RO
0x0508	Host	Control Capability Parameters (UH1_HCCPARAMS)	RO
0x0540	Host	USB Command Register (UH1_USBCMD)	RW
0x0544	Host	USB Status Register (UH1_USBSTS)	RW
0x0548	Host	Interrupt Enable Register (UH1_USBINTR)	RW
0x054C	Host	USB Frame Index (UH1_FRINDEX)	RW

Table 48-1. USBOH Module Memory Map (continued)

0x0554	Host	Host Controller Frame List Base Address (UH1_PERIODICLISTBASE)	RW
0x0558	Host	Host Controller Next Asynch. Address (UH1_ASYNCLISTADDR)	RW
0x0560	Host	Host Controller Embedded TT Asynch. Buffer Status (UH1_BURSTSIZE)	RW
0x0564	Host	TX FIFO Fill Tuning (UH1_TXFILLTUNING)	RW
0x0570	Host	ULPI Viewport (UH1_ULPIVIEW)	RW
0x0580	Host	Reserved	RO
0x0584	Host	Port Status & Control (UH1_PORTSC1)	RW
0x05A8	Host	USB Device Mode (UH1_USBMODE)	RW
0x0600	USBOH	USB Control Register (USB_CTRL)	RW
0x0604	USBOH	USB OTG Mirror Register (USB_OTG_MIRROR)	RW
0x0608	USBOH	USB OTG PHY Function Control Register (USB_PHY_CTRL_FUNC)	RW
0x060c	USBOH	USB OTG UTMI PHY Test Control Register (USB_FHY_CTRL_TEST)	RW

48.2.1 Register Descriptions

This section describes only the registers that are additional to the HS-USB Core register set. For a detailed description of the registers inside the HS-USB controllers, see Section 48.4.1, “Register Interface”.

48.2.1.1 USB Control Register (USB_CTRL)

The USB control register controls the integration-specific features of the USB module. These features are not directly related to the USB functionality, but control special features, interfacing on the USB ports, as well as power control and wakeup functionality.

Offset 0x0600 (USB_CTRL) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	OWIR	OSIC		OUIE	OWIE	HEXT EN	OEXT EN	OPM	H2WIR	HSIC		HUIE	HWIE	PP_ HST	OV_EN	HPM
W																
Reset	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	VBUS _WK EN	ID_W KEN	OLK EN	HLK EN	PP_ OTG	XCSO	XCSH	IPPUI DP	IPPUE- UP	IPPUE -DWN	HSTD	USBTE	OCP OL_ OTG	OCP OL_ HST	HOCS	OOC S
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0

Figure 48-2. USB_CTRL Register

Table 48-2. USB_CTRL Register Field Description

Field	Description
31 OWIR	OTG wakeup interrupt request. This bit indicates that a wakeup interrupt request is received on the OTG port. This bit is cleared by disabling the wakeup interrupt. 0 No wakeup detected (default) 1 Wakeup interrupt request received
30–29 OSIC	OTG serial interface configuration. Controls the interface type of the OTG port when used with a serial transceiver. This bit field allows for configuring the serial interface for single ended or differential operation combined with bidirectional or unidirectional operation. 00 Differential/unidirectional (6-wire) 01 Differential/bidirectional (4-wire) 10 Single-ended/unidirectional (6-wire) (default) 11 Single-ended/bidirectional (3-wire)
28 OUIE	OTG ULPI interrupt enable. Controls whether or not interrupts from the ULPI transceiver trigger the wakeup logic. This bit is only meaningful when a ULPI transceiver is selected. 0 ULPI transceiver interrupts are ignored by the wakeup logic (default) 1 ULPI transceiver interrupts activate the wakeup logic
27 OWIE	OTG Wakeup interrupt enable. This bit enables or disables the OTG wakeup interrupt. Disabling the interrupt also clears the interrupt request bit. Wakeup interrupt enable must be turned off after receiving a wakeup interrupt and turned on again prior to going in suspend mode. 0 Interrupt disabled (default) 1 Interrupt enabled
26 HEX_TEN	Host external ULPI clock enable. Selects whether the host clock comes from external PHY or internal PLL. This bit must be set to 1 before setting the host core into ULPI mode. It must be cleared when setting the host core into FS serial mode 0 Select host clock from internal PLL (serial mode) (default) 1 Select host clock from external PHY (ULPI mode)
25 OEX_TEN	OTG external ULPI clock enable. Select whether the OTG clock comes from external PHY or internal PLL. This bit must be set to 1 before setting the OTG core into ULPI mode. It must be cleared when setting OTG core into FS serial mode 0 Select OTG clock from internal PLL (serial mode) (default) 1 Select OTG clock from external PHY (ULPI mode)
24 OPM	OTG power mask. Controls whether or not the external Vbus power and overcurrent detection are active for the OTG port. 0 The USBPWR signal asserts with the OTG core's Vbus power enable, and the assertion of the OC input is reported to the OTG core. (default) 1 The USBPWR and OC signals are not used by the OTG core.
23 HWIR	Host wakeup interrupt request. Indicates a pending wakeup request on host port 2. This bit is cleared by disabling the interrupt. The interrupt must be disabled for at least 2 clock cycles of the standby clock. 0 No wakeup interrupt received (default) 1 Wakeup interrupt received

Table 48-2. USB_CTRL Register Field Description (continued)

Field	Description
22–21 HSIC	Host serial interface configuration. Controls the interface type of the Host port when used with a serial transceiver. This bit field allows for configuring the serial interface for single ended or differential operation combined with bidirectional or unidirectional operation. 00 Differential/unidirectional (6-wire) 01 Differential/bidirectional (4-wire) 10 Single-ended/unidirectional (6-wire) (default) 11 Single-ended/bidirectional (3-wire)
20 HUIE	Host ULPI interrupt enable. Controls whether or not interrupts from the ULPI transceiver triggers the wakeup logic. This bit is only effective when a ULPI transceiver is selected. 0 ULPI transceiver interrupts are ignored by the wakeup logic.(default) 1 ULPI transceiver interrupts activate the wakeup logic
19 HWIE	Host wakeup interrupt enable. This bit enables or disables the host wakeup interrupt. Disabling the interrupt also clears the interrupt request bit. Wakeup interrupt enable must be turned off after receiving a wakeup interrupt and turned on again prior to going in suspend mode 0 Interrupt disabled (default) 1 Interrupt enabled
18 PP_HST	Power polarity for Host. Controls the polarity of the PWR output signal of Host 0 Low active (power is supplied when PWR is negated) (default) 1 High active (power is supplied when PWR is asserted)
17 OV_EN	AHB override enable This bit can be only used when cores (both OTG and Host) work in INC mode (configure SBUSCFG,base+0x90). When enabled, all INC AHB transfers will be overridden to INCR8 AHB transfer. 0 AHB override disable (default) 1 AHB override enable
16 HPM	Host power mask. The power mask bit controls whether or not the external Vbus power and overcurrent detection are active for the host port. 0 The USBPWR signal asserts the host core's Vbus power enable and the assertion of the OC input is reported to the host core.(default) 1 The USBPWR and OC signals are not used by the host core.
15 VBUS_WKEN	OTG VBUS wakeup enable The VBUS wakeup enable/disable of OTG. When using internal UTMI PHY and OTG works in device mode, if nothing attached to the OTG port and user want to enter into suspend mode to save power, set this bit will enable a wakeup event after VBUS pin changed (external USB Host is attached to the OTG port), this wakeup event will generate interrupt if OWIE is enabled. 0 OTG VBUS wakeup disable.(default) 1 OTG VBUS wakeup enable.
14 ID_WKEN	OTG ID wakeup enable The ID wakeup enable/disable of OTG. When using internal UTMI PHY and OTG works in device mode, if nothing attached to the OTG port and user want to enter into suspend mode to save power, set this bit will enable a wakeup event after ID pin changed (external USB Device is attached to the OTG port), this wakeup event will generate interrupt if OWIE is enabled. 0 OTG ID wakeup disable.(default) 1 OTG ID wakeup enable.

Table 48-2. USB_CTRL Register Field Description (continued)

Field	Description
13 OLKEN	OTG AHB lock enable The AHB lock enable/disable of OTG. 0 OTG lock disable. The OTG core will never use locked transfer to access memory (default) 1 OTG lock enable. The OTG core will always use locked transfer to access memory. When transfers are locked, the USB controller will keep the bus between bursts until it has filled it's internal TX FIFO or emptied it's RX FIFO
12 HLKEN	Host AHB lock enable The AHB lock enable/disable of Host. 0 Host lock disable. The Host core will never use locked transfer to access memory (default) 1 Host lock enable. The Host core will always use locked transfer to access memory. When transfers are locked, the USB controller will keep the bus between bursts until it has filled it's internal TX FIFO or emptied it's RX FIFO
11 PP_OTG	Power polarity. Controls the polarity of the PWR output signal of OTG. 1 High active (power is supplied when PWR is asserted) 0 Low active (power is supplied when PWR is negated)
10 XCSO	XCVR clock select for OTG port. This bit enables software to force the OTG port to use the internal 60 MHz clock. This is used when the PHY's 60 MHz clocks have not been supplied to the OTG port but the OTG port is in the XCVR supply clock mode. 0 OTG port is not forced to use the internal 60 MHz (default) 1 OTG port is forced to use the internal 60 MHz clock
9 XCSH	XCVR clock select for host port. This bit enables software to force the host port to use the internal 60 MHz clock. This is used when the PHY's 60 MHz clocks have not been supplied to the host port but the host port is in the XCVR supply clock mode. 0 Host port is not forced to use the internal 60 MHz (default) 1 Host port is forced to use the internal 60 MHz clock
8 IP_PUIDP	Dp pull-up Impedance select on the on-chip full-speed PHY. 0 Pull-up resistor 900 Ohm < R< 1575 Ohm (default) 1 Pull-up resistor 1425 Ohms < R< 3090 Ohms
7 IP_PUE_UP	This bit enables the Dp Pull-up resistor on the on-chip full-speed PHY. This bit must be 0 for host mode operation. 0 Pull-up resistor disabled (default) 1 Pull-up resistor enabled
6 IP_PUE_DWN	This bit enables the 15K ohm Dm/Dp pull-down resistors of the on-chip full-speed PHY. This bit must be set for host mode operation. 0 Pull-down resistor disabled (default) 1 Pull-down resistor enabled
5 HSTD	Host serial TLL disable. This bit controls whether or not the serial transceiverless link logic (FS-TLL) is enabled for the serial interface of host port. 0 Serial TLL is enabled (default) 1 Serial TLL is disabled
4 USBTE	Transceiver Enable. This bit controls the enable for the on-chip serial transceiver of the host controller. 0 Full Speed transceiver disabled (default) 1 Full Speed transceiver enabled

Table 48-2. USB_CTRL Register Field Description (continued)

Field	Description
3 OCPOL_OTG	Overcurrent polarity of OTG. This bit selects the polarity of OTG overcurrent. 0 Low active 1 High active (default)
2 OCPOL_HST	Overcurrent polarity of host. This bit selects the polarity of host overcurrent. 0 Low active 1 High active (default)
1 HOCS	Host overcurrent state. This bit shows the overcurrent state of the host. 1 The host has an overcurrent event 0 The host has no overcurrent event
0 OOCS	OTG overcurrent state. This bit is to show the overcurrent state of the OTG. 0 The OTG has no overcurrent event 1 The OTG has an overcurrent event

48.2.1.2 OTG Port Mirror Register (USB_OTG_MIRROR)

The OTG port is designed for operation with an external OTG transceiver. When a ULPI transceiver is in use, all OTG signaling is communicated over the ULPI data bus as described in the ULPI specification. However, when a serial transceiver is used, the interface for OTG signaling is not standardized. Most OTG transceivers use a serial interface like I2C or SPI to transfer the OTG signaling back to the CPU and/or USB core. In this case, the USB CORE has no direct connection the OTG signals in the transceiver.

The USB_OTG_MIRROR register provides a soft interface between the OTG signals in the transceiver and the OTG signal inputs to the USB core. The USB driver software is responsible for reading the OTG status registers in the transceiver over the serial interface and set the bits accordingly in the USB_OTG_MIRROR register, such that the USB controller knows the status of the transceiver.

The USB driver must be designed to meet the latency requirements as defined in the USB 2.0 OTG supplement specification.

Offset 0x0604 (USB_OTG_MIRROR)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	OUTMI CLK	OULP ICLK	HULP ICLK	0	SESEND	VBUS VAL	BSES VLD	ASES VLD	IDDIG
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-3. USB_OTG_MIRROR Register

Table 48-3. USB_OTG_MIRROR Register Field Descriptions

Field	Description
31–9	Reserved, read as 0.
8 OUTMICLK	OTG UTMI PHY clock on detection. This read-only status bit indicates the external USB UTMI PHY clock is on and supplied to the module. 0 The OTG UTMI input clock is off 1 The OTG UTMI input clock is on
7 OULPICLK	OTG ULPI PHY clock on detection. This read-only status bit indicates the external USB ULPI PHY clock is on and supplied to the module. 0 The OTG ULPI input clock is off 1 The OTG ULPI input clock is on
6 HULPICLK	Host ULPI PHY clock on detection. This read-only status bit indicates the external USB ULPI PHY clock is on and is supplied to module. 0 The host ULPI input clock is off 1 The host ULPI input clock is on
5	Reserved, read as 0.
4 SESEND	B device session end. This bit is set by the USB driver when the PHY reports a session end condition. 0 Session active 1 Session end (0.2 V < Vbus < 0.8 V)
3 VBUSVAL	Vbus valid. The USB driver sets this bit when the transceiver reports Vbus valid. 0 Vbus invalid (Vbus < 4.4 V) 1 Vbus is valid (Vbus > 4.4 V)
2 BSESVLD	B session valid. This bit is set by the USB driver when a valid ‘B session’ level is detected on Vbus. 0 B Session is not valid (Vbus < 0.8 V) 1 B session is valid (0.8V < Vbus < 4.0 V)
1 ASESVLD	A session valid. This bit is set by the USB driver when a valid ‘A session’ level is detected on Vbus. 0 Session is not valid for A device. 1 A session is Valid (0.8 V < Vbus < 2.0 V)
0 IDDIG	OTG ID-contact status. This bit indicates to the USB core whether it operates as A-device or as B-device 0 ID contact is low -- operate as A-device 1 ID contact is high -- operate as B-device

48.2.1.3 OTG UTMI PHY Function Control Register (USB_PHY_CTRL_FUNC)

This register controls the on-chip UTMI PHY function signals.

Offset 0x0608 (USB_PHY_CTRL_FUNC) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	CLKVLD	SUSP	RESET	USBEN	EVDO	LSFE	0	VCTL_LD	VCTL_ADDR			
W																
Reset	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	VCTL_DATA								VSTS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-4. USB_PHY_CTRL_FUNC Register Diagram

Table 48-4. USB_PHY_CTRL_FUNC Register Field Description

Field	Description
31–28	Reserved, read as 0
27 CLKVLD	UTMI clock valid. This read-only bit indicates the clock from the on-chip UTMI PHY is valid and stable 0 The clock is not stable 1 The clock is stable
26 SUSP	UTMI suspend. This bit allows software to force the UTMI PHY in low power suspend. Clearing this bit is equivalent to setting the PHCD bit in the USB controller's PORTSC register with the exception that the PHY will not respond to wake-up requests when this bit is 0. 0 PHY in low power suspend mode 1 Normal operation. Low-power suspend controlled by USB controller. (default)
25 RESET	UTMI reset. This bit allows software to force a reset on the UTMI PHY. This should only be used in exceptional cases as the USB core will perform PHY reset when appropriate. Setting this bit will reset all in the UTMI PHY except the clock generation logic. 0 Normal operation (default) 1 PHY reset
24 USBEN	UTMI USB enable. Enables/disables the USB UTMI PHY. Clear this bit will reset all in the UTMI PHY include the clock generation logic. 0 Disable UTMI PHY 1 Enable UTMI PHY (default)
23 EVDO	UTMI external Vbus divider option. Enables off-chip resistor divider for Vbus 0 Disable (default) 1 Enable
22 LSFE	UTMI line state filter enable. Enables filtering of line state to account for skew between D+/D- signals 0 Disable 1 Enable (default)
21	Reserved. Default setting (0) is not to be changed.
20 VCTL_LD	UTMI vendor control load. For Freescale test use only.

Table 48-4. USB_PHY_CTRL_FUNC Register Field Description (continued)

Field	Description
19–16 VCTL_ADDR	UTMI vendor control address. For Freescale test use only.
15–8 VCTL_DATA	UTMI vendor control data. For Freescale test use only.
7–0 VSTS	UTMI vendor control status. For Freescale test use only.

48.2.1.4 OTG UTMI PHY Test Control Register (USB_PHY_CTRL_TEST)

This register controls UTMI PHY test signals.

Offset 0x060C (USB_PHY_CTRL_TEST) Access: User read-write

	7	6	5	4	3	2	1	0
R	0	0	0	TM		LB	NFC	FT
W								
Reset	0	0	0	0	0	0	0	0

Figure 48-5. USB_PHY_CTRL_TEST Register

Table 48-5. USB_PHY_CTRL_TEST Register Field Descriptions

Field	Description
7–5	Reserved, read as 0
4–3 TM	UTMI test mode selection. For Freescale test use only.
2 LB	UTMI loop back. For Freescale test use only.
1 NFC	UTMI no Frequency check. For Freescale test use only.
0 FT	UTMI function test. For Freescale test use only.

48.3 Functional Description

This section describes the functionality and the topology of the different building blocks of the USB module.

48.3.1 USB Host Controller

The host controller core can be configured for high-speed, full-speed or low-speed operation.

48.3.2 USB OTG Controller

The OTG controller offers high-speed (HS), full-speed (FS) and low-speed (LS) capabilities in host mode, and HS/FS in device mode.

48.3.2.1 OTG Controller Host Mode

The controller supports direct connection of a FS/LS device (without external hub) with external serial transceiver and HS/FS device with external ULPI transceiver. There is no separate transaction translator block in the system: this function has been implemented within the DMA and protocol engine blocks to support connection to FS/LS devices.

48.3.2.2 OTG Controller Peripheral (Device) Mode

Peripheral mode has the following features:

- Up to 8 bidirectional endpoints
- HS/FS operation
- Supports HNP and SRP OTG protocols
- Remote wakeup capable

48.3.3 USB Power Control Module

The HS-USB module supports low power suspend and wakeup functionality.

48.3.3.1 Entering Low Power Suspend Mode

Suspend mode is always entered under control of driver software by setting the appropriate bit in the PORTSC register. After the controller is suspended, the clocks to the USB block can be stopped.

48.3.3.2 Wakeup Events

The power control module monitors the USB bus when the USB core is in the suspend state. Depending on whether the core is on host or device mode, a number of wakeup conditions are detected. Upon detection of a wakeup condition, an interrupt (asynchronous) is generated on the CPU complex.

48.3.3.2.1 Host Mode Events

The host controller wakes up on the following events:

- Remote wakeup request

  A peripheral can request the host to reactivate the bus by driving wakeup signaling on the Dm/Dp lines. The power control module detects a J-K transition on the Dm/Dp lines and signal the wakeup request to the core.
- Wake on over-current

  If wake on over-current is enabled in the PORTSC registers, the power control module signals a wakeup condition to the USB core.

- Wake on disconnect

  The power control module detects disconnect events by monitoring the Dp/Dm lines. When a disconnect event is detected (Dm = Dp = 0) and the wake on disconnect is enabled in the PORTSC register, the core is notified.
- Wake on connect

  Similar to the wake on disconnect, the power control module detects a connect event (Dm or Dp assert) and signals this to the USB core by setting the pwrctl_wakeup signal if enabled in the PORTSC register.

48.3.3.2.2 Device Mode Events

When the OTG controller is configured for peripheral operation, the power control module detects the following events:

- Bus activity detection

  Any non-idle condition on the USB bus activates the wakeup output of the power control module to notify the USB core of the wakeup event.
- Device connection detection

  When using on-chip UTMI PHY, the USB module can enter into suspend mode if nothing is attached to the OTG port. After a device is connected to the port, the ID pin changes from 1 to 0, activating the wakeup output of the power control module which notifies the USB core of the wakeup event. This event is generated only if the proper bit is set in USB_CTL register
- Host connection detection

  When using on-chip UTMI PHY, the USB module can enter into suspend mode if nothing is attached to the OTG port. After a device is connected to the port, the VBUS pin changes from 0 to 1, activating the wakeup output of the power control module which notifies the USB core of the wakeup event.This event is generated only when proper bit is set in USB_CTL register

48.3.4 Full-Speed Transceiverless Link Logic (FS-TLL) Module

The transceiverless link logic circuit allows two microcontrollers to use USB as an interprocessor communication link (ICL) without using conventional USB transceivers. The TLL multiplexers support serial-type (FS-TLL) interfacing, which is available on the host port. FSL-TLL mode has the following properties:

- FS-TLL can be selected based on the type of USB peripheral. The FS/LS serial interface protocol is supported.
- The TLL can be disabled by setting the HSTD bit in the USB CONTROL register. This disables the FS-TLL module, and the host USB core works in conventional USB mode.
- The TLL meets the timing requirements of both host and device.

48.3.4.1 Serial FS-TLL Functional Description

The Serial FS-TLL is a logical representation of two serial transceivers connected by a USB cable. The USB bus DM/DP states are modeled internally in the FS-TLL function, such that the USB I/O port acts as if it were a transceiver.

In a regular USB implementation with serial PHYs, the speed selection on the USB bus is done by means of a pull-up resistor on the peripheral side either on the DM (low-speed) or the DP (full-speed) line. This pull-up resistor pulls one of the USB lines high when the bus is idle. This option cannot be modeled in logic, as the serial USB interface does not provide for such a signal. The FS-TLL multiplexer is therefore configured for full-speed only operation.

The IDLE condition of the bus is determined by the TxEnb signals and suspend signals on both sides of the multiplexer. When both TxEnb signals are high, or when one or both suspend signals are high, the idle condition is assumed. The FS-TLL module then drives TxDp high and TxDm low on both sides of the block.



Figure 48-6. FS-TLL Multiplexer Functional Diagram

48.3.5 ULPI/Serial Multiplexer

Host and OTG cores can be configured by software for ULPI or serial PHY operation. The ULPI/serial multiplexer selects between ULPI interface signals and serial PHY interface signals. The multiplexer is controlled by the PHY select signals from the USB core and is switched when the software selects the interface mode.

The default configuration for the multiplexer is serial mode. Switching to ULPI mode is done by writing 0b10 to the parallel transceiver select (PTS) bits in the PORTSC register.

48.3.6 Interrupts

48.3.6.1 USB Core Interrupts

Each USB core uses one dedicated vector in the interrupt table. The vector numbers associated with each of the cores can be found in the “Interrupts and DMA Events” chapter.

With the exception of the wakeup interrupts, all of the interrupt sources are controlled in the USB cores. See Section 48.4, “Initialization/Application Information” for more details.

48.3.6.2 USB Wakeup Interrupts

Each USB core has an associated wakeup interrupt. The wakeup interrupts are generated outside the USB cores, but use the same vector as the corresponding core’s interrupt. These interrupt are generated by the power control modules that run on the 32 kHz standby clock.The wakeup interrupt works even when the USB and CPU clocks are disabled, so that a wakeup condition on the USB bus can reactivate the CPU clocks. USB clocks that were gated in the CCM module must be re-enabled by software.

Because the wakeup interrupt is generated and cleared on a 32 kHz clock, this interrupt request responds very slowly to clear actions. For this reason, the software must disable the wakeup interrupt to clear the request flag. Disabling the interrupt masks the request instantaneously, because the request is clocked by the CPU clock. The software must then wait for at least three 32 kHz clock cycles before re-enabling this interrupt to allow sufficient time for the request flag to clear. As this interrupt is only used for USB low-power modes, it is sufficient to enable the wakeup interrupt just prior to entering USB suspend mode.

48.4 Initialization/Application Information

This section describes detailed application information for host and OTG ports. Some of the following content is related to host, and some relates to device. Device-related content is specific to OTG, while Host-related content applies to both ports.

48.4.1 Register Interface

Slave accesses from the controlling processor enables access to the configuration, control, and status registers. One function of the system address map is the registers base address, which must begin on a dword (32-bit) boundary. Register offset definitions are listed in the table below.

Configuration, control and status registers are divided into three categories, identification, capability and operational registers.

- Identification registers are used to declare the slave interface presence along with the complete set of the hardware configuration parameters.
- Static, read only capability registers define the software limits, restrictions, and capabilities of the host/device controller.
- Operational registers are comprised of dynamic control or status registers that may be read-only, read/write, or read/write to clear. The following sections define the use of these registers.

EHCI registers are listed alongside device registers to show the complementary nature of host and device control.

NOTE

Host mode EHCI compatibility begins at offset 0x100. If it is necessary to begin the EHCI register set at offset 0x000, the identification registers can be disabled from the address map by connecting the uppermost address bit of the slave interface to a logic level 1 and adjusting the offsets below accordingly.

Table 48-6. Interface Register Sets

Offset	Register Set	Explanation
0x000–0x0FC	Identification Registers	Identification registers are used to declare the slave interface presence and include a table of the hardware configuration parameters.
0x100–0x124	Capability Registers	Capability registers specify the limits, restrictions, and capabilities of a host/device controller implementation. These values are used as parameters to the host/device controller driver.
0x140–0x1FC	Operational Registers	Operational registers are used by the system software to control and monitor the operational state of the host/device controller.

48.4.1.1 Configuration, Control and Status Registers

Table 48-7 shows configuration, control and status registers, and their usage by different core types.

Table 48-7. Configuration, Control, and Status Registers by Core Type

Base Address Offset	Size (Bytes)	Name Abbreviation	Register Name	Core Type			
				DEV	OTG	SPH	MPH
0x0000	4	ID	Identification Register	Yes	Yes	Yes	Yes
0x0004	4	HWGENERAL	General Hardware Parameters	Yes	Yes	Yes	Yes
0x0008	4	HWHOST	Host Hardware Parameters	—	Yes	Yes	Yes
0x000C	4	HWDEVICE	Device Hardware Parameters	Yes	Yes	—	—
0x0010	4	HWTXBUF	TX Buffer Hardware Parameters	Yes	Yes	Yes	Yes
0x0014	4	HWRXBUF	RX Buffer Hardware Parameters	Yes	Yes	Yes	Yes
0x0018	4	HWTTTXBUF	TT-TX Buffer Hardware Parameters	—	—	—	Yes

Table 48-7. Configuration, Control, and Status Registers by Core Type (continued)

Base Address Offset	Size (Bytes)	Name Abbreviation	Register Name	Core Type			
				DEV	OTG	SPH	MPH
0x001C	4	HWTTRXBUF	TT-RX Buffer Hardware Parameters	—	—	—	Yes
0x0020 – 0x00FC	232	Reserved	N/A	—	—	—	—
0x0080	4	GPTIMER0LD	General Purpose Timer #0 Load Register	—	—	—	—
0x0084	4	GPTIMER0CTRL	General Purpose Timer #0 Control Register	—	—	—	—
0x0088	4	GPTIMER1LD	General Purpose Timer #1 Load Register	—	—	—	—
0x008C	4	GPTIMER1CTRL	General Purpose Timer #1 Control Register	—	—	—	—
0x0090	4	SBUSCFG	Control for the system bus interface	Yes	Yes	Yes	Yes
0x0100	1	CAPLENGTH	Capability Register Length	Yes	Yes	Yes	Yes
0x0101	1	Reserved	N/A	—	—	—	—
0x0102	2	HCIVERSION	Host Interface Version Number	—	Yes	Yes	Yes
0x0104	4	HCSPARAMS	Host Control Structural Parameters	—	Yes	Yes	Yes
0x0108	4	HCCPARAMS	Host Control Capability Parameters	—	Yes	Yes	Yes
0x010C – 0x011F	20	Reserved	N/A	—	—	—	—
0x0120	2	DCIVERSION	Dev. Interface Version Number	Yes	Yes	—	—
0x0122	2	Reserved	N/A	÷			
0x0124	4	DCCPARAMS	Device Control Capability Parameters	Yes	Yes	—	—
0x0128 – 0x013C	24	Reserved	N/A	—	—	—	—
0x0140	4	USBCMD	USB Command	Yes	Yes	Yes	Yes
0x0144	4	USBSTS	USB Status	Yes	Yes	Yes	Yes
0x0148	4	USBINTR	USB Interrupt Enable	Yes	Yes	Yes	Yes
0x014C	4	FRINDEX	USB Frame Index	Yes	Yes	Yes	Yes
0x0150	4	Reserved	4G Segment Selector	—	—	—	—
0x0154	4	PERIODICLISTBASE	Frame List Base Address	—	Yes	Yes	Yes
		Device Addr	USB Device Address	Yes	Yes	—	—

Table 48-7. Configuration, Control, and Status Registers by Core Type (continued)

Base Address Offset	Size (Bytes)	Name Abbreviation	Register Name	Core Type			
				DEV	OTG	SPH	MPH
0x0158	4	ASYNCLISTADDR	Next Asynchronous List Address	—	Yes	Yes	Yes
		Endpointlist Addr	Address at Endpoint list in memory	Yes	Yes	—	—
0x015C	4	ASYNCTTSTS	Asynchronous Buffer Status For Embedded TT.	—	—	—	Yes
0x0160	4	BURSTSIZE	Programmable Burst Size	Yes	Yes	Yes	Yes
0x0164	4	TXFILLTUNING	Host Transmit Pre-Buffer Packet Tuning	—	Yes	Yes	Yes
0x0168	4	TXTTFILLTUNING	Host TT Transmit Pre-Buffer Packet Tuning	—	—	—	Yes
0x016C	4	N/A	Reserved	—	—	—	—
0x0170	4	ULPIVIEW	ULPI Viewport	Yes	Yes	Yes	—
0x0178	4	ENDPTNAK	Endpoint NAK	Yes	Yes	—	—
0x017C	4	ENDPTNAKEN	Endpoint NAK Interrupt Enable	Yes	Yes	—	—
0x0180	4	CONFIGFLAG	Configured Flag Register	—	Yes	Yes	Yes
0x0184	4	PORTSC1	Port Status/Control 1	Yes	Yes	Yes	Yes
0x0188 – 0x01A0	28	PORTSC2–8	Port Status/Control 2–8	—	—	—	Yes
0x01A4	4	OTGSC	On-The-Go (OTG) Status and Control	—	Yes	—	—
0x01A8	4	USBMODE	USB Device Mode	Yes	Yes	Yes	Yes
0x01AC	4	ENPDTSETUPSTAT	Endpoint Setup Status	Yes	Yes	—	—
0x01B0	4	ENDPTPRIME	Endpoint Initialization	Yes	Yes	—	—
0x01B4	4	ENDPTFLUSH	Endpoint De-Initialize	Yes	Yes	—	—
0x01B8	4	ENDPTSTATUS	Endpoint Status	Yes	Yes	—	—
0x01BC	4	ENDPTCOMPLETE	Endpoint Complete	Yes	Yes	—	—
0x01C0 – 0x01FC	64	ENDPTCTRL0–15	Endpoint Control 0–15	Yes	Yes	—	—

48.4.1.2 Register Summary

Table 48-8 is the HS-USB register summary. Italicized text in Table 48-8 indicates a deviation from EHCI for the device.

Table 48-8. HS-USB Register Summary

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x000 ID	reserved								REVISION								NID								ID							
0x004 HWGENERAL	reserved																						SM	PHYM			PHYW		BWT	CLKC		RT
0x008 HWHOST	TTPER								TTASY								reserved												NPORT			HC
0x00C HWDEVICE	reserved																														DEVP	DC
0x010 HWTXBUF	TXLC		reserved						TXCHANADD								TXADD								TXBURST							
0x014 HWRXBUF	reserved																RXADD								RXBURST							
0x020 Reserved	reserved																															
… Reserved	reserved																															
0x080 GPTIMER0LD	reserved								GPTLD																							
0x084 GPTIMER0CTRL	GPTRUN		GPTRSR		reserved			GPTMODE	GPTCNT																							
0x088 GPTIMER1LD	reserved								GPTLD																							
0x08C GPTIMER1CTRL	GPTRUN		GPTRSR		reserved			GPTMODE	GPTCNT																							
0x090 SBUSCFG	reserved																															AHBBRST
… Reserved	reserved																															
0x0FC Reserved	reserved																															
0x100 CAPLENGTH																									CAPLENGTH							
0x101 Reserved																									reserved							
0x102 HCIVERSION																	HCIVERSION															

Table 48-8. HS-USB Register Summary (continued)

<table>
<tr><td>0x104
HCSPARAMS</td><td>reserved</td><td>N_TT</td><td>N_PTT</td><td>reserved</td><td>PI</td><td>N_CC</td><td>N_PCC</td><td>reserved</td><td>PPC</td><td>N_PORTS</td></tr>
<tr><td>0x108
HCCPARAMS</td><td>reserved</td><td>EEC{[7:0]</td><td>IST[7:4]</td><td>R</td><td>R</td><td>PFL</td><td>ADC</td></tr>
<tr><td>0x10C
Reserved</td><td>reserved</td></tr>
<tr><td>…
Reserved</td><td>reserved</td></tr>
<tr><td>0x11F
Reserved</td><td>reserved</td></tr>
<tr><td>0x120
DCIVERSION</td><td rowspan="2"></td><td>DCIVERSION</td></tr>
<tr><td>0x122
Reserved</td><td>reserved</td></tr>
<tr><td>0x124
DCCPARAMS</td><td>reserved</td><td>HC</td><td>DC</td><td>R</td><td>R</td><td>DEN</td></tr>
<tr><td>0x128
Reserved</td><td>reserved</td></tr>
<tr><td>…
Reserved</td><td>reserved</td></tr>
<tr><td>0x13C
Reserved</td><td>reserved</td></tr>
<tr><td>0x140
USBCMD</td><td>reserved</td><td>ITC</td><td>FS2</td><td>R</td><td>SUTW</td><td>ATDTW</td><td>ASPE</td><td>R</td><td>ASP1</td><td>ASP0</td><td>LR</td><td>IAA</td><td>ASE</td><td>PSE</td><td>FS1</td><td>FS0</td><td>RST</td><td>RS</td></tr>
<tr><td>0x144
USBSTS</td><td>reserved</td><td>AS</td><td>PS</td><td>RCL</td><td>HCH</td><td>reserved</td><td>SLI</td><td>SRI</td><td>URI</td><td>AAI</td><td>SEI</td><td>FRI</td><td>PCI</td><td>UEI</td><td>UI</td></tr>
<tr><td>0x148
USBINTR</td><td>reserved</td><td>SLE</td><td>SRE</td><td>URE</td><td>AAE</td><td>SEE</td><td>FRE</td><td>PCE</td><td>UEE</td><td>UE</td></tr>
<tr><td>0x14C
FRINDEX</td><td>reserved</td><td>FRINDEX[13:0]</td></tr>
<tr><td>0x150
Reserved</td><td>reserved</td></tr>
<tr><td>0x154
PERIODICLIST
BASE</td><td>PERBASE[31:12]</td><td>reserved</td></tr>
<tr><td>Device Addr</td><td>USBADR[31:25]</td><td>reserved</td></tr>
<tr><td>0x158
ASYNCLISTADDR</td><td>ASYBASE[31:5]</td><td>reserved</td></tr>
<tr><td>Endpointlist Addr</td><td>EPBASE[31:11]</td><td>reserved</td></tr>
</table>

Table 48-8. HS-USB Register Summary (continued)

0x15C ASYNCTTSTS	reserved	TTAC	TTAS																											
0x160 BURSTSIZE	reserved	TXPBURST	RXPBURST																											
0x164 TXFILLTUNING	reserved	TXFIFOTHRES	R	TXSCHHEALTH	TXSCHOH																									
0x168 TXTTFILLTUNING	reserved	TXTTSCHHEALTH	R	TXTTSCHOH																										
0x16C Reserved	reserved																													
0x170 ULPI Viewport	ULPI Viewport																													
0x174 Reserved	reserved																													
0x0178 ENDPTNAK	reserved	EPTN	reserved	EPRN																										
0x17C ENDPTNAKEN	reserved	EPTNE	reserved	EPRNE																										
0x180 CONFIGFLAG	set to zero	1																												
0x184 PORTSC1	PTS	STS	PTW	PSPD	R	PFSC	PHCD	WKOC	WKDS	WKCN	PTC	PIC	PO	PP	LS	HSP	PR	SUSP	FPR	OCC	OCA	PEC	PE	CSC	CCS					
0x188 PORTSC2	PTS	STS	PTW	PSPD	R	PFSC	PHCD	WKOC	WKDS	WKCN	PTC	PIC	PO	PP	LS	HSP	PR	SUSP	FPR	OCC	OCA	PEC	PE	CSC	CCS					
... PORTSCx	PTS	STS	PTW	PSPD	R	PFSC	PHCD	WKOC	WKDS	WKCN	PTC	PIC	PO	PP	LS	HSP	PR	SUSP	FPR	OCC	OCA	PEC	PE	CSC	CCS					
0x1A0 PORTSC8	PTS	STS	PTW	PSPD	R	PFSC	PHCD	WKOC	WKDS	WKCN	PTC	PIC	PO	PP	LS	HSP	PR	SUSP	FPR	OCC	OCA	PEC	PE	CSC	CCS					
0x1A4 OTGSC	R	DPIE	1msE	BSEIE	BSVIE	ASVIE	AVVIE	IDIE	R	DPIS	1msS	BSEIS	BSVIS	ASVIS	AVVIS	IDIS	R	DPS	1msT	BSE	BSV	ASV	AVV	ID	HABA HADP	DP	OT	HAAR	VC	VD
0x1A8 USBMODE	*reserved*	*SDIS*	*SLOM*	*ES*	*CM*																									
0x1AC ENPDTSETUPSTAT	*reserved*	*ENDPTSETUPSTAT*																												

Table 48-8. HS-USB Register Summary (continued)

0x1B0 ENDPTPRIME	PETB[15:0]																PERB[15:0]														
0x1B4 ENDPTFLUSH	FETB[15:0]																FERB[15:0]														
0x1B8 ENDPTSTATUS	ETBR[15:0]																ERBR[15:0]														
0x1BC ENDPTCOMPLETE	ETCE[15:0]																ERCE[15:0]														
0x1C0 ENDPTCTRL0	reserved								TXE	reserved							TXT	R			TXS	reserved								RXE	reserved							RXT	R			RXS
0x1C4 ENDPTCTRL1	reserved								TXE	TXR	TXI	R					TXT	TXD			TXS	reserved								RXE	RXR	RXI	R					RXT	RXD			RXS
... ENDPTCTRLn	reserved								TXE	TXR	TXI	R					TXT	TXD			TXS	reserved								RXE	RXR	RXI	R					RXT	RXD			RXS
0x1FC ENDPTCTRL15	reserved								TXE	TXR	TXI	R					TXT	TXD			TXS	reserved								RXE	RXR	RXI	R					RXT	RXD			RXS

... Reserved	reserved

48.4.1.3 Identification Registers

Identification registers provide information about the slave interface, and include a table of the hardware configuration parameters.

48.4.1.3.1 Identification Register (ID)

The Identification register (ID) provides a simple way to determine if the USB-HS OTG High-Speed USB On-The-Go USB 2.0 core is provided in the system. The ID register identifies the USB-HS OTG High-Speed USB On-The-Go USB 2.0 core and its revision. Figure 48-7 shows the register, and Table 48-9 provides field descriptions.

Offset 0x0000 (ID) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	1	1	1	0	0	0	1	0	REVISION							
W																
Reset	1	1	1	0	0	0	1	0	0	1	0	0	0	0	0	1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	1	1	NID						0	0	ID					
W																
Reset	1	1	1	1	1	0	1	0	0	0	0	0	0	1	0	1

Figure 48-7. Identification Register (ID) Fields

Table 48-9. Identification Register Field Descriptions

Field	Description
31—24	Reserved.
23—16 REVISION[7:0]	Revision number of the core.
15—14	Reserved, read as 1.
13—8 NID[5:0]	Ones complement version of ID[5:0].
7—6	Reserved, read as 0.
5—0 ID	Configuration number. This field is set to 0x05, and indicates that the peripheral is the USB-HS OTG High-Speed USB On-The-Go USB 2.0 core.

48.4.1.3.2 General Hardware Parameters Register (HWGENERAL)

This register contains general hardware parameters as defined in System Level Issues and Core Configuration]. Figure 48-8 shows the register, and Table 48-10 provides field descriptions.

Offset 0x0004 (HWGENERAL) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	SM	PHYM			PHYW		BWT	CLKC		RT
W																
Reset	0	0	0	0	0	0	—	—	—	—	—	—	—	—	—	—

Figure 48-8. General Hardware Parameters Register (HWGENERAL)

Table 48-10. General Hardware Parameters Register Field Descriptions

Field	Description
31—10	Reserved, read as 0.
9 SM	VUSB_HS_PHY_SERIAL
8—6 PHYM	VUSB_HS_PHY_TYPE
5—4 PHYW	VUSB_HS_PHY16_8
3 BWT	Reserved for internal testing.

Table 48-10. General Hardware Parameters Register Field Descriptions (continued)

Field	Description
2—1 CLKC	VUSB_HS_CLOCK_CONFIGURATION
0 RT	VUSB_HS_RESET_TYPE

48.4.1.3.3 Host Hardware Parameters Register (HWHOST)

This register contains host hardware parameters, as defined in System Level Issues and Core Configuration. Figure 48-9 shows the register, and Table 48-11 provides field descriptions.

Offset 0x0008 (HWHOST) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	TTPER								TTASY							
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	NPORT			HC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	—	—	—	—

Figure 48-9. Host Hardware Parameters Register (HWHOST)

Table 48-11. Host Hardware Parameters Register Field Descriptions

Field	Description
31—24 TTPER	VUSB_HS_TT_PERIODIC_CONTEXTS
23—16 TTASY	VUSB_HS_TT_ASYNC_CONTEXTS
15—4	Reserved, read as 0.
3—1 NPORT	VUSB_HS_NUM_PORT – 1
0 HC	VUSB_HS_HOST

48.4.1.3.4 Device Hardware Parameters Register (HWDEVICE)

This register specifies device hardware parameters as defined in System Level Issues and Core Configuration. Figure 48-10 shows the register, and Table 48-12 provides field descriptions.

Offset 0x000C (HWDEVICE) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	DEVEP					DC
W																
Reset	0	0	0	0	0	0	0	0	0	0	—	—	—	—	—	—

Figure 48-10. Device Hardware Parameters Register (HWDEVICE)

Table 48-12. Device Hardware Parameters Register Field Descriptions

Field	Description
31—6	Reserved, read as 0.
5—1 DEVEP	VUSB_HS_DEV_EP
0 DC	Device capable; [VUSB_HS_DEV ≠ 0]

48.4.1.3.5 TX Buffer Hardware Parameters Register (HWTXBUF)

This register defines TX buffer hardware parameters as defined in System Level Issues and Core Configuration. Figure 48-11 shows the register, and Table 48-13 provides field descriptions.

Offset 0x0010 (HWTXBUF) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	TXLCR	0	0	0	0	0	0	0	TXCHANADD							
W																
Reset	—	0	0	0	0	0	0	0	—	—	—	—	—	—	—	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TXADD								TCBURST							
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 48-11. TX Buffer Hardware Parameters Register (HWTXBUF)

Table 48-13. TX Buffer Hardware Parameters Register Field Descriptions

Field	Description
31 TXLCR	VUSB_HS_TX_LOCAL_CONTEXT_REGISTERS
30–24	Reserved, read as 0.

Table 48-13. TX Buffer Hardware Parameters Register Field Descriptions

Field	Description
23–16 TXCHANADD	VUSB_HS_TX_CHAN_ADD
15–8 TXADD	VUSB_HS_TX_ADD
7–0 TCBURST	VUSB_HS_TX_BURST

48.4.1.3.6 RX Buffer Hardware Register (HWRXBUF)

RX buffer hardware parameters as defined in System Level Issues and Core Configuration. Figure 48-12 shows the register, and Table 48-14 provides field descriptions.

Offset 0x0014 (HWRXBUF) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	RXADD								RXBURST							
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 48-12. RX Buffer Hardware Parameters Register (HWRXBUF) Fields

Table 48-14. RX Buffer Hardware Parameters Register Field Descriptions

Field	Description
31–16	Reserved, read as 0.
15–8 RXADD	VUSB_HS_RX_ADD
7–0 RXBURST	VUSB_HS_RX_BURST

48.4.1.3.7 System Bus Interface Register (SBUSCFG)

This non-EHCI register controls the AMBA AHB burst length via the field AHBBRST.Figure 48-13 shows the register, and Table 48-15 provides field descriptions.

In all cases where unspecified burst lengths are allowed, single accesses can occur (usually when the transaction is not 32-bit word aligned).

When an INCR*x* burst size is selected and the transfer is not a multiple of the INCR*x* burst, the burst is decomposed in the different ways. With AHBBRST[2] = 1, the smaller bursts will be unspecified length. with AHBBRST[2] = 0, the smaller bursts will be smaller INCR*x* or singles.

For example, in a 22-word transfer the master sequences for different AHBBRST settings are:

- 101: INCR4+INCR4+INCR4+INCR4+INCR4+INCR(unspecified length)
- 110: INCR8+INCR8+INCR4+INCR(unspecified length)
- 111: INCR16+INCR4+INCR(unspecified length)
- 001: INCR4+INCR4+INCR4+INCR4+INCR4+SINGLE+SINGLE
- 010: INCR8+INCR8+INCR4+SINGLE+SINGLE
- 011: INCR16+INCR4+SINGLE+SINGLE
- 000: INC (with burst size 8) + INC (with burst size 8) + INC (with burst size 6)(when AHBBRST is zero, the default burst size is 8, decided by register BURSTSIZE)

Offset 0x0090 (SBUSCFG) Access: User read/write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	AHBBRST		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Figure 48-13. System Bus Interface Register (SBUSCFG)

Table 48-15. System Bus Interface Register Field Descriptions

Field	Description
31–3	Reserved, read as 0.
2–0 AHBBRST	AMBA AHB BURST. This field configures the m_hburst signal of the AMBA master interface. When this field is different from zero, the burst size is set internally to the value of the INCRx AMBA burst, and the value of the fields TXPBURST and RXPBURST in register BURSTSIZE are ignored (but the BURSTSIZE register can still be written/read while the AHBBRST field is nonzero). For the case of AHBBRST != 000 (NOT EQUAL) and when the data buffer start address is not aligned 4 bytes, then SINGLE transfers will occur for AHB write. 000 INCR burst of unspecified length 001 INCR4, non-multiple transfers of INCR4 are decomposed into singles 010 INCR8, non-multiple transfers of INCR8, are decomposed into INCR4 or singles (default value for TO2 and TO2.1) 011 INCR16, non-multiple transfers of INCR16, are decomposed into INCR8, INCR4 or singles 100 Reserved, not used 101 INCR4, non-multiple transfers of INCR4 are decomposed into smaller unspecified length bursts 110 INCR8, non-multiple transfers of INCR8 are decomposed into smaller unspecified length bursts 111 INCR16, non-multiple transfers of INCR16 are decomposed into smaller unspecified length bursts

48.4.1.4 Device/Host Capability Registers

Device/Host Capability registers specify the software limits, restrictions, and capabilities of the host/device controller implementation.

48.4.1.4.1 Capability Registers Length Register (CAPLENGTH)

This EHCI-compliant register is used to indicate which offset to add to the register base address at the beginning of the operational registers. Figure 48-14 shows the register.



Figure 48-14. Capability Registers Length Register (CAPLENGTH)

48.4.1.4.2 Host Interface Version Number Register (HCIVERSION)

This register is EHCI-compliant. Figure 48-15 shows the register.



Figure 48-15. Host Interface Version Number Register Fields (HCIVERSION)

48.4.1.4.3 Host Control Structural Parameters Register (HCSPARAMS)

This register is EHCI compliant, with some extensions. Port steering logic capabilities are described in this register. Figure 48-16 shows the register, and Table 48-16 provides field descriptions.



Figure 48-16. Host Control Structural Parameters Register (HCSPARAMS)

Table 48-16. Host Control Structural Parameters Register Field Descriptions

Field	Description
31–28	Reserved, read as 0.
27–24 N_TT[3:0]	Number of Transaction Translators (N_TT). This field indicates the number of embedded transaction translators associated with the USB2.0 host controller. For multi-port host this field is equal 0001. For all other implementations, N_TT = 0000. This in a non-EHCI field to support embedded TT.
23–20 N_PTT[3:0]	Number of Ports per Transaction Translator (N_PTT). This field indicates the number of ports assigned to each transaction translator within the USB2.0 host controller. For multi-port hosts this field always equal N_PORTS. For all other implementations, N_PTT = “0000”. This in a non-EHCI field to support embedded TT.
19–17	Reserved, read as 0.
16 PI	Port Indicator (P INDICATOR). This bit indicates whether the ports support port indicator control. When set to one, the port status and control registers include a read/writable field for controlling the state of the port indicator. This field is always 1.
15–12 N_CC[3:0]	Number of Companion Controller (N_CC). This field indicates the number of companion controllers associated with this USB2.0 host controller. A zero in this field indicates there are no internal Companion Controllers. Port-ownership hand-off is not supported. A value larger than zero in this field indicates there are companion USB1.1 host controller(s). Port-ownership handoffs are supported. High, Full- and Low-speed devices are supported on the host controller root ports. In this implementation this field is always 0.
11–8 N_PCC[3:0]	Number of Ports per Companion Controller. This field indicates the number of ports supported per internal Companion Controller. It is used to indicate the port routing configuration to the system software. For example, if N_PORTS has a value of 6 and N_CC has a value of 2 then N_PCC could have a value of 3. The convention is that the first N_PCC ports are assumed to be routed to companion controller 1, the next N_PCC ports to companion controller 2, etc. In the previous example, the N_PCC could have been 4, where the first 4 are routed to companion controller 1 and the last two are routed to companion controller 2. The number in this field must be consistent with N_PORTS and N_CC. In this implementation this field is always 0.
7–5	Reserved, read as 0.
4 PPC	Port Power Control. This field indicates whether the host controller implementation includes port power control. A one indicates the ports have port power switches. A zero indicates the ports do not have port power switches. The value of this field affects the functionality of the Port Power field in each PORTSC*x* register. This field is always 0 for a device-only implementation.
3–0 N_PORTS	Number of downstream ports. This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register. Valid values are in the range of 0x1 to 0xF. A zero in this field is undefined. The number of ports for a host implementation is parametrizable from 1 to 8. This field is always 1 for device-only implementation.

48.4.1.4.4 Host Control Parameters Register (HCCPARAMS)

This EHCI-compliant register identifies multiple mode control (time-base bit functionality) addressing capability. Figure 48-17 shows the register, and Table 48-16 provides field descriptions.

Offset 0x0108 (HCCPARAMS) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EECP[7:0]								IST[7:4]				0	ASP	PFL	ADC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 48-17. Host Control Capability Parameters Register (HCCPARAMS)

Table 48-17. Host Control Capability Parameters Register Field Descriptions

Field	Description
31–16	Reserved, read as 0.
15–8 EECP[7:0]	EHCI extended capabilities pointer. For this implementation this field is always 0x00.
7–4 IST[7:4]	Isochronous scheduling threshold. This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule. When bit [7] is 0, the value of the least significant 3 bits indicates the number of microframes a host controller can hold a set of isochronous data structures (one or more) before flushing the state. When bit [7] is 1, then host software assumes the host controller may cache an isochronous data structure for an entire frame. This field is always 0x0 for this implementation.
3	Reserved, read as 0.
2 ASP	Asynchronous schedule park capability. This bit is always set to 1 in this implementation, indicating that the host controller supports the park feature for high-speed queue heads in the asynchronous schedule. The park feature can be disabled or enabled and set to a specific level by using the asynchronous schedule park mode enable (ASPE) and asynchronous schedule park mode count (ASP) fields in the USBCMD register.
1 PFL	Programmable frame list flag. This bit is always set to 1 in this implementation, indicating that the system software can program the frame list size via the frame list size field (USBCMD register). The frame list must always be aligned on a 4K-page boundary. This requirement ensures that the frame list is always physically contiguous.
0 ADC	64-bit addressing capability. This bit is always 0 in this implementation (no 64-bit addressing capability is supported).

48.4.1.4.5 Device Interface Version Number Register (DCIVERSION)

The device controller interface conforms to the two-byte BCD encoding of the interface version number contained in this register. This register is not EHCI-compliant. Figure 48-18 shows the register.

Offset 0x0120 (DCIVERSION) Access: User read-only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	DCIVERSION[15:0]															
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 48-18. Device Interface Version Number Register (DCIVERSION)

48.4.1.4.6 Device Control Capability Parameters (DCCPARAMS)

The (non–EHCI-compliant) DCCPARAMS register fields describe the overall host/device capability of the controller. Figure 48-19 shows the register, and Table 48-18 provides field descriptions.

Offset 0x0124 (DCCPARAMS) Access: User read-only

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	HC	DC	0	0	DEN[4:0]				
W																
Reset	0	0	0	0	0	0	0	—	—	0	0	—	—	—	—	—

Figure 48-19. Device Control Capability Parameters Register (DCCPARAMS)

Table 48-18. Device Control Capability Parameters Register Field Descriptions

Field	Description
31–9	Reserved, read as 0.
8 HC	Host Capable. When this bit is 1, this controller is capable of operating as an EHCI compatible USB 2.0 host controller.
7 DC	Device Capable. When this bit is 1, this controller is capable of operating as a USB 2.0 device.
6–5	Reserved, read as 0.
4–0 DEN[4:0]	Device Endpoint Number. This field indicates the number of endpoints built into the device controller. If this controller is not device capable, then this field is 0. Valid values are 0–16.

48.4.1.5 Device/Host Timer Registers

The host/device controller drivers can measure time related activities using these timer registers. These registers are not part of the standard EHCI controller.

48.4.1.5.1 General Purpose Timer *n* Load Register (GPTIMER*n*LD, *n* = 0,1)

These registers contains timer duration or load values. It is not EHCI-compliant. See Section 48.4.1.5.2, "General Purpose Timer n Control Registers (GPTIMERnCTRL, n = 0, 1)" for a description of the timer functions.

Figure 48-20 shows the register, and Table 48-19 provides field descriptions.

Offset 0x0080 (GPTIMER0LD)
0x0088 (GPTIMER1LD)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	GPTLD							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	GPTLD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-20. General Purpose Timer *n* Load Registers (GPTIMER*n*LD)

Table 48-19. General Purpose Timer *n* Load Registers Field Descriptions

Field	Description
31–24	Reserved, read as 0.
23–0 GPTLD	General Purpose Timer Load Value. This field is the value to be loaded into the GPTCNT countdown timer on a reset action. This value represents the time in microseconds minus 1 for the timer duration.

48.4.1.5.2 General Purpose Timer *n* Control Registers (GPTIMER*n*CTRL, *n* = 0, 1)

These non–EHCI-compliant registers contains the controls for the timers, and data fields that can be queried to determine the running count value. This timer has granularity of 1 µs, and can be programmed to a little over 16 seconds. There are two modes supported by the timers: one-shot and looped count. When a timer counter value transitions to zero, an interrupt can be generated though the use of the timer interrupts in the USBSTS and USBINTR registers.

Figure 48-21 shows the register, and Table 48-20 provides field descriptions.

Offset 0x0084 (GPTIMER0CTRL)
0x008C (GPTIMER1CTRL)

Access: Mixed

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	GPTRUN	GPTRST	0	0	0	0	0	GPTMOD	GPTCNT							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	GPTCNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-21. General Purpose Timer *n* Controller Registers (GPTIMER*n*CTRL)

Table 48-20. General Purpose Timer *n* Controller Registers Field Descriptions

Field	Description
31 GPTRUN	General purpose timer run. This bit enables the GPT to run. 0 Timer Stop 1 Timer Run.
30 GPTRST	General purpose timer reset. Setting this bit to 1 reloads the GPTCNT field with the GPTLD value in the corresponding GPTIMER*n*LD register. 0 No action 1 Load counter value from GPTLD field (GPTIMER*n*LD register)
29–25	Reserved, read as 0.
24 GPMOD	General purpose timer mode. In one-shot mode the timer counts to zero, generates an interrupt and stop until the timer is reset by software. In repeat mode the timer counts to zero, generates an interrupt and automatically reloads the counter to begin again. 0 One-shot mode 1 Repeat mode
23–0 GPTCNT	General purpose timer counter. This field is the value of running timer.

48.4.1.6 Device/Host Operational Registers

Operational registers are comprised of dynamic control or status registers that may be read-only, read/write, or read/write-to-clear. The following sections define the use of these registers.

48.4.1.6.1 USB Command Register (USBCMD)

The serial bus host/device controller executes the command indicated in this register. Figure 48-22 shows the register, and Table 48-21 provides field descriptions.

Offset 0x0140 (USBCMD) Access: Field-dependent

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	ITC							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	FS[2]	ADTW	SUTW	0	ASPE	0	ASP		LR	IAA	ASE	PSE	FS		RST	RS
W																
Reset	0	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0

Figure 48-22. USB Command Register (USBCMD)

Table 48-21. USB Command Register Field Descriptions

Field	Description
31–24	Reserved, read as 0.
23–16 ITC	Interrupt Threshold Control. The system software uses this field to set the maximum rate at which the host/device controller will issue interrupts. ITC contains the maximum interrupt interval measured in microframes. 0x00 Immediate (no threshold) 0x01 1 microframe 0x02 2 microframes 0x04 4 microframes 0x08 8 microframes (default) 0x10 16 microframes 0x20 32 microframes 0x40 64 microframes
15, 3–2 FS	Frame list size. This field is Read/Write only if the programmable frame list (PFL) flag in the HCCPARAMS registers is set to 1: otherwise it is read-only. This field specifies the size of the frame list that controls which bits in the Frame Index Register are used for the Frame List Current index. 000 1024 elements (4096 bytes—Default value) 001 512 elements (2048 bytes) 010 256 elements (1024 bytes) 011 128 elements (512 bytes) 100 64 elements (256 bytes) 101 32 elements (128 bytes) 110 16 elements (64 bytes) 111 8 elements (32 bytes) Only the host controller uses this field.
14 ADTW	Add dTD Trip Wire (device mode only). This bit is used as a semaphore to ensure the to proper addition of a new dTD to an active (primed) endpoint's linked list. This bit is set and cleared by software, and is also cleared by hardware when the state machine is in a state for which adding a dTD to a primed endpoint may go unrecognized. For more information on the use of this bit, see the Device Operational Model section.

Table 48-21. USB Command Register Field Descriptions

Field	Description
13 SUTW	Set up trip wire (device mode only). This bit is used as a semaphore to ensure that the setup data payload of 8 bytes is extracted from a queue head (QH) by the DCD without being corrupted. If the setup lockout mode is off (See Section 48.4.1.6.16, "USB Device Mode Register (USBMODE)") then there exists a hazard when new setup data arrives while the DCD is copying the setup data payload from the QH for a previous setup packet. This bit is set and cleared by software, and will be cleared by hardware when a hazard exists. For more information on the use of this bit, see the Device Operational Model section.
12	Reserved
11 ASPE	Asynchronous Schedule Park Mode Enable (OPTIONAL) — Read/Write. If the Asynchronous Park Capability bit in the HCCPARAMS register is set to 1, then this bit defaults to a 1 and is R/W. Otherwise the bit is cleared and read-only. Software uses this bit to enable or disable Park mode. When this bit is 1, park mode is enabled. When this bit is cleared, park mode is disabled. This bit defaults to 1 in this implementation.
10	Reserved, read as 0.
9–8 ASP	Asynchronous Schedule Park Mode Count (OPTIONAL) If the Asynchronous Park Capability bit in the HCCPARAMS register is set to 1, then this field defaults to 11 and is R/W: otherwise it defaults to 0 and is read-only. It contains a count of the number of successive transactions the host controller is allowed to execute from a high-speed queue head on the Asynchronous schedule before continuing traversal of the asynchronous schedule. Valid values are 01, 10, and 11. Software must not write a 0 to these bits when the ASPE bit in this register is set to 1, as this will result in undefined behavior. This field defaults to 11 in this implementation.
7 LR	Light Host/Device Controller Reset (OPTIONAL). This read-only.bit is always 0.
6 IAA	Interrupt on Async Advance Doorbell. This bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule states, it sets the Interrupt on Async Advance status bit in the USBSTS register. If the Interrupt on Sync Advance Enable bit in the USBINTR register is one, then the host controller will assert an interrupt at the next interrupt threshold. The host controller sets this bit to zero after it has set the Interrupt on Sync Advance status bit in the USBSTS register to one. Software should not write a one to this bit when the asynchronous schedule is inactive. Doing so will yield undefined results. This bit is only used in host mode. Writing a 1 to this bit when device mode is selected will have undefined results.
5 ASE	Asynchronous Schedule Enable. This bit controls whether the host controller skips processing the Asynchronous Schedule. 0 Do not process the Asynchronous Schedule (default) 1 Use the ASYNCLISTADDR register to access theAsynchronous Schedule. Only the host controller uses this bit.
4 PSE	Periodic Schedule Enable. This bit controls whether the host controller skips processing the Periodic Schedule. 0 Do not process the Periodic Schedule (default) 1 Use the PERIODICLISTBASE register to access the PeriodicSchedule. Only the host controller uses this bit.

Table 48-21. USB Command Register Field Descriptions

Field	Description
1 RST	Controller Reset. Software uses this bit to reset the controller. This bit is cleared by the Host/Device Controller when the reset process is complete. Software cannot terminate the reset process early by writing a 0 to this register. • Host Controller: When software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. Software should not set this bit to a one when the HC Halted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behavior. • Device Controller: When software writes a one to this bit, the Device Controller resets its internal pipelines, timers, counters, state machines etc. to their initial value. Writing a one to this bit when the device is in the attached state is not recommended, since the effect on an attached host is undefined. In order to ensure that the device is not in an attached state before initiating a device controller reset, all primed endpoints should be flushed and the USBCMD Run/Stop bit should be set to 0.
0 RS	Run/Stop (RS) • Host Controller: When set to a 1, the Host Controller proceeds with the execution of the schedule. The Host Controller continues execution as long as this bit is set to 1. When this bit is cleared, the Host Controller completes the current transaction on the USB and then halts. The HC Halted bit in the status register indicates when the Host Controller has finished the transaction and has entered the stopped state. Software should not write a 1 to this field unless the host controller is in the Halted state (the HC Halted bit in the USBSTS register is set to 1). • Device Controller: Writing a 1 to this bit will cause the device controller to enable a pull-up on D+ and initiate an attach event. This control bit is not directly connected to the pull-up enable, as the pull-up will become disabled upon transitioning into high-speed mode. Software should use this bit to prevent an attach event before the device controller has been properly initialized. Writing a 0 to this bit will cause a detach event.

48.4.1.6.2 USB Status Register (USBSTS)

This register indicates various states of the Host/Device Controller and any pending interrupts. This register does not indicate status resulting from a transaction on the serial bus. Software clears certain bits in this register by writing a 1 to them, as described in Table 48-22. Figure 48-23 shows the register, and Table 48-22 provides field descriptions.

Offset 0x0144 (USBSTS) Access: Field-dependent

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	TIE1	TIE0	0	0	0	0	0	0	0	NAKI
W							w1c	w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	AS	PS	RCL	HCH	0	ULPII	0	SLI	SRI	URI	AAI	SEI	FRI	PCI	UEI	UI
W						w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-23. USB Status Register Fields (USBSTS)

Table 48-22. USB Status Register Field Descriptions

Field	Description
31–26	Reserved, read as 0.
25–24 TIE1, TIE0	General Purpose Timer Interrupt n. The TIE [n] bit is set to 1 when the counter in the GPTIMERnCTRL register transitions to zero. Writing a 1 to TIE [n] clears it.
23—17	Reserved, read as 0.
16 NAKI	NAK Interrupt Bit- Read Only. This bit is readonly. It is set by hardware when for a particular endpoint both the TX/RX Endpoint NAK bit and the corresponding TX/RX Endpoint NAK Enable bit are set. This bit is automatically cleared by hardware when all the enabled TX/RX Endpoint NAK bits are cleared.
15 AS	Asynchronous Schedule Status. This read-only bit reports the current real status of the Asynchronous Schedule. When cleared the asynchronous schedule status is disabled and if set to 1 the status is enabled. The Host Controller is not required to immediately disable or enable the Asynchronous Schedule when software transitions the Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is either enabled (1) or disabled (0). This bit is only used by the host controller.
14 PS	Periodic Schedule Status. This read-only bit reports the current real status of the Periodic Schedule. When set to zero the periodic schedule is disabled, and if set to one the status is enabled. The Host Controller is not required to immediately disable or enable the Periodic Schedule when software transitions the Periodic Schedule Enable bit in the USBCMD register. When this bit and the Periodic Schedule Enable bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0). This bit is only used by the host controller.
13 RCL	Reclamation. This is a read-only status bit used to detect an empty asynchronous schedule. This bit is only used by the host controller.
12 HCH	Host Controller Halted. This read-only bit is 0 whenever the Run/Stop bit is set to 1. The Host Controller sets this bit to 1 after it has stopped executing because of the Run/Stop bit being cleared either by software or by the Host Controller hardware (due to an internal error). This bit is only used by the host controller.
11	Reserved, read as 0.

Table 48-22. USB Status Register Field Descriptions (continued)

Field	Description
10 ULPII	ULPI Interrupt. When the ULPI Viewport is present in the design, an event completion will set this interrupt. Used by both host & device controller. Only present in designs where configuration constant VUSB_HS_PHY_ULPI = 1
9	Reserved, read as 0.
8 SLI	DC Suspend. When a device controller enters a suspend state from an active state, this bit is set to 1. The device controller clears the bit upon exiting from a suspend state. This bit is write 1 to clear, and is only used by the device controller.
7 SRI	SOF Received. When the device controller detects a Start Of (micro) Frame, this bit is set to 1. When a SOF is extremely late, the device controller automatically sets this bit to 1 to indicate that an SOF was expected. Consequently this bit is set roughly every 1 ms in device FS mode and every 125 μs in HS mode, and will be synchronized to the actual SOF that is received. Since the device controller is initialized to FS before connect, this bit is set at intervals of 1 ms during the prelude to connect and chirp. In host mode, this bit is set every 125 μs, and can be used by host controller driver as a time base. Software writes a 1 to this bit to clear it. This is a non-EHCI status bit.
6 URI	USB Reset Received. When the device controller detects a USB Reset and enters the default state, this bit is set to 1. Software can write a 1 to this bit to clear it. This bit is only used by the device controller.
5 AAI	Interrupt on Async Advance. System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the Interrupt on Async Advance Doorbell bit in the USBCMD register. This status bit indicates the assertion of that interrupt source. Software can clear this bit by writing 1 to it. This bit is only used by the host controller.
4 SEI	System Error. This bit is set to 1 when an error response is seen to a read on the system interface. Software can clear this bit by writing 1 to it.
3 FRI	Frame List Rollover. The host controller sets this bit to1 when the Frame List Index rolls over from its maximum value to 0. The exact value at which the rollover occurs depends on the frame list size. For example. If the frame list size (as programmed in the frame list size (FS) field of the USBCMD register) is 1024, the frame index register rolls over every time FRINDEX [1 3] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FHINDEX [12] toggles. Software can clear this bit by writing 1 to it. This bit is only used by the host controller.
2 PCI	Port Change Detect. • The Host Controller sets this bit to 1 when on any port a Connect Status occurs, a Port Enable/Disable Change occurs, or the Force Port Resume bit is set as the result of a J-K transition on the suspended port. • The Device Controller sets this bit to 1 when the port controller enters the full or high-speed operational state. When the port controller exits the full or high-speed operation states due to Reset or Suspend events, the notification mechanisms are the USB Reset Received bit and the DC Suspend bits, respectively. This bit is not EHCI-compatible.

Table 48-22. USB Status Register Field Descriptions (continued)

Field	Description
1 UEI	USB Error Interrupt (USBERRINT) — R/WC. When completion of a USB transaction results in an error condition, this bit is set by the Host/Device Controller. This bit is set along with the USBINT bit, if the TD on which the error interrupt occurred also had its interrupt on complete (IOC) bit set. See Section 4.15.1, “Reference Host Operation Model: Transfer/Transaction Based Interrupt” in the EHCI Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 0.95, November 2000, Intel Corporation. http://www.intel.com) for a complete list of host error interrupt conditions.See section Device Error Matrix in the USB-HS OTG High-Speed USB On-The-Go DEV reference manual. The device controller detects resume signaling only.
0 UI	USB Interrupt (USBINT) — R/WC. This bit is set by the Host/Device Controller when the cause of an interrupt is a completion of a USB transaction where the Transfer Descriptor (TD) has an interrupt on complete (IOC) bit set. This bit is also set by the Host/Device Controller when a short packet is detected. A short packet is when the actual number of bytes received was less than the expected number of bytes.

48.4.1.6.3 USB Interrupt Enable Register (USBINTR)

The interrupts to software are enabled with this register. An interrupt is generated when a bit is set and the corresponding interrupt is active. The USB status register (USBSTS) still shows interrupt sources even if they are disabled by the USBINTR register, allowing polling of interrupt events by the software. Figure 48-24 shows the register, and Table 48-23 provides field descriptions.

Offset 0x0148 (USBINTR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	TIE1	TIE0	0	0	0	0	UPIA	UAIE	0	NAKI
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	ULPIE	0	SLE	SRE	URE	AAE	SEE	FRE	PCE	UEE	UE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-24. USB Interrupt Enable Register Fields (USBINTR)

Table 48-23. USB Interrupt Enable Register Field Descriptions

Field	Description
31–26	Reserved, read as 0.
25–24 TIE[1:0]	When the TIE[*n*] bit is set to 1and the GPTINT[*n*] bit in the USBSTS register is set to 1, the controller issues an interrupt. The interrupt is acknowledged by software clearing the GPTINT[*n*] bit.
23–11	Reserved, read as 0.
10 ULPIE	When this bit is set to 1, and the ULPI Interrupt bit in the USBSTS register transitions, the controller will issue and interrupt. The interrupt is acknowledged by software writing a one to the ULPI Interrupt bit. Used by both host & device controller. Only present in designs where configuration constant VUSB_HS_PHY_ULPI = 1.
9	Reserved, read as 0.

Table 48-23. USB Interrupt Enable Register Field Descriptions

Field	Description
8 SLE	When this bit is set to 1, and the DC Suspend bit in the USBSTS register transitions, the device controller issues an interrupt. The interrupt is acknowledged by software writing a one to the DC Suspend bit. Only used by the device controller.
7 SRE	When this bit is set to 1, and the SOF Received bit in the USBSTS register is set to 1, the device controller issues an interrupt. The interrupt is acknowledged by software clearing the SOF Received bit.
6 URE	When this bit is set to 1, and the USB Reset Received bit in the USBSTS register is set to 1, the device controller issues an interrupt. The interrupt is acknowledged by software clearing the USB Reset Received bit. Only used by the device controller.
5 AAE	When this bit is set to 1, and the Interrupt on Async Advance bit in the USBSTS register is a one, the host controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit. Only used by the host controller.
4 SEE	When this bit is a one, and the System Error bit in the USBSTS register is a one, the host/device controller issues an interrupt. The interrupt is acknowledged by software clearing the *System Error* bit.
3 FRE	When this bit is a one, and the Frame List Rollover bit in the USBSTS register is a one, the host controller issues an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit. Only used by the host controller.
2 PCE	When this bit is a one, and the Port Change Detect bit in the USBSTS register is a one, the host/device controller issues an interrupt. The interrupt is acknowledged by software clearing the *Port Change Detect* bit.
1 UEE	When this bit is a one, and the USBERRINT bit in the USBSTS register is a one, the host controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBERRINT bit in the USBSTS register.
0 UE	When this bit is a one, and the USBINT bit in the USBSTS register is a one, the host/device controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the *USBINT* bit.

48.4.1.6.4 USB Frame Index Register (FRINDEX)

In host mode, this register is used by the host controller to index the periodic frame list. The register updates every 125 µsec (once each microframe). Bits [*N*: 3] are used to select a particular entry in the Periodic Frame List during periodic schedule execution, where *N* depends on the size of the frame list as set by system software in the frame list size field in the USBCMD register. This register must be written as a dword. Byte writes produce undefined results. This register cannot be written unless the Host Controller is in the Halted state as indicated by the HC halted (HCH) bit (USBSTS register). A write to this register while the Run/Stop (RS) bit (USBCMD register) is set to 1 produces undefined results. Writes to this register also affect the SOF value.

In device mode this register is read-only and, the device controller updates the FRINDEX [13:3] register from the frame number indicated by the SOF marker. Whenever a SOF is received by the USB bus, FRINDEX [13:3] is checked against the SOF marker. If FRINDEX [13:3] is different from the SOF marker, FRINDEX [13:3] is set to the SOF value and FRINDEX [2:0] is set to zero (that is, SOF for 1 ms

frames). If FRINDEX [13:3] is equal to the SOF value, then FRINDEX [2:0] is incremented (that is, SOF for 125 µs microframes.)

Figure 48-25 shows the register, and Table 48-24 provides field descriptions.

Offset 0x014C (FRINDEX)

Access: User read/write (host mode)
User read-only (device mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	FRINDEX													
W																
Reset	0	0	*u*	*u*	*u*	*u*	*u*	*u*	*u*	*u*	*u*	*u*	*u*	*u*	*u*	*u*

Figure 48-25. USB Frame Index Register Fields (FRINDEX)

Table 48-24. USB Frame Index Register Field Descriptions

Field	Description
31–14	Reserved, read as 0.
13–0 FRINDEX	Frame Index. • In host mode, the value in this register increments at the end of each time frame (microframe). Bits [*N*: 3] are used for the frame list current index, so that each location of the frame list is accessed 8 times (frames or microframes) before moving to the next index. The following table illustrates values of *N* based on the value of the Frame List Size (FS) field in the USBCMD register, when used in host mode.

Frame List Size Field (USBCMD Register)	Number of Elements	*N*
0b000	1024	12
0b001	512	11
0b010	256	10
0b011	128	9
0b100	64	8
0b101	32	7
0b110	16	6
0b111	8	5

• In device mode the value is the current frame number of the last frame transmitted. It is not used as an index.
In either mode, bits 2:0 indicate the current microframe.
This field is a free-running counter: the reset value is undefined.

48.4.1.6.5 CTRLDSSEGMENT Register

This register is located at base address offset 0x0150, and is not used in this implementation.

48.4.1.6.6 Host Controller Frame List Base Address Register (PERIODICLISTBASE) and USB Device Address Register (DEVICEADDR)

Base address offset 0x0154 is occupied by the PERIODICLISTBASE register for host mode, and the DEVICEADDR register for device mode.

Host Controller Frame List Base Address Register (PERIODICLISTBASE)

This 32-bit register contains the beginning address of the periodic frame list in the system memory. HCD loads this register prior to starting the schedule execution by the host controller. The memory structure referenced by this physical memory pointer is assumed to be 4-Kbyte aligned. The contents of this register are combined with the frame index register (FRINDEX) to enable the host controller to step through the periodic frame list in sequence. Figure 48-26 shows the register, and Table 48-25 provides field descriptions.

Offset 0x0154 (PERIODICLISTBASE) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	BASEADR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	BASEADR				0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-26. Host Controller Frame List Base Address Register (PERIODICLISTBASE)

Table 48-25. Host Controller Frame List Base Address Register Field Descriptions

Field	Description
31–12 BASEADR]	Base Address (Low). These bits correspond to memory address signals [31:12], respectively. This field is only used by the host controller.
11–0	Reserved, read as 0.

Device Controller USB Device Address Register (DEVICEADDR)

The upper seven bits of this register represent the device address. After any controller reset or a USB reset, the device address is set to the default address (0). The default address will match all incoming addresses. Software shall reprogram the address after receiving a SET_ADDRESS descriptor. Figure 48-27 shows the register, and Table 48-26 provides field descriptions.

Offset 0x0154 (DEVICEADDR) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	USBADR[31:25]							0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-27. Device Controller USB Device Address (DEVICEADDR)

Table 48-26. Device Controller USB Device Address Field Descriptions

Field	Description
31–25 USBADR	Device Address. These bits correspond to the USB device address
24–0	Reserved, read as 0.

48.4.1.6.7 Host Controller Next Asynchronous Address Register (ASYNCLISTADDR) and Device Controller Endpoint List Address Register (ENDPOINTLISTADDR)

Base address offset 0x0158 is occupied by the ASYNCLISTADDR register for host mode, and the ENDPOINTLISTADDR register for device mode.

Host Controller Next Asynchronous Address Register (ASYNCLISTADDR)

This 32-bit register contains the address of the next asynchronous queue head to be executed by the host. Bits [4:0] of this register cannot be modified by the system software and will always return a zero when read. Figure 48-28 shows the register, and Table 48-27 provides field descriptions.

Offset 0x0158 (ASYNCLISTADDR) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ASYBASE[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ASYBASE[15:5]											0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-28. Host Controller Next Asynchronous Address (ASYNCLISTADDR)

Table 48-27. Host Controller Next Asynchronous Address Field Descriptions

Field	Description
31–5 ASYBASE	Link Pointer Low (LPL). These bits correspond to memory address signals [31:5], respectively. This field may only reference a Queue Head (QH). This field is only used by the host controller.
4–0	Reserved, read as 0.

Device Controller Endpoint List Address Register (ENDPOINTLISTADDR)

In device mode, this register contains the address of the top of the endpoint list in system memory. Bits [10:0] of this register cannot be modified by the system software, and always return a zero when read.

The memory structure referenced by this physical memory pointer is assumed to be 64-byte.

shows the register, and Table 48-28 provides field descriptions.

Offset 0x0158 (ENDPOINTLISTADDR) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	EPBASE{31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EPBASE[15:11]					0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-29. Device Controller Endpoint List Address (ENDPOINTLISTADDR)

Table 48-28. Device Controller Endpoint List Address Field Descriptions

Field	Description
31–11 EPBASE	Endpoint List Pointer (Low). These bits correspond to memory address signals [31:11], respectively. This field will reference a list of up to 32 Queue Heads (QH) (that is, one queue head per endpoint and direction.)
10–0	Reserved, read as 0.

48.4.1.6.8 Host Controller Embedded TT Asynchronous Buffer Status Register (BURSTSIZE)

This register is used to control dynamically change the burst size used during data movement on the initiator (master) interface. Figure 48-30 shows the register, and Table 48-29 provides field descriptions.

Offset 0x0160 (BURSTSIZE) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TXPBURST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	—

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	TXPBURST								RXPBURST							
W																
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 48-30. Host Controller AHB burst length control (BURSTSIZE)

Table 48-29. Host Controller AHB burst length control Field Descriptions

Field	Description
31–17	Reserved, read as 0.
16–8 TXPBURST	Programmable TX Burst Length. This register represents the maximum length of a the burst in 32-bit words while moving data from system memory to the USB bus. Default is the constant VUSB_HS_TX_BURST
7–0 RXPBURST	Programmable RX Burst Length. (Read/Write) This register represents the maximum length of a the burst in 32-bit words while moving data from the USB bus to system memory. Default is the constant VUSB_HS_RX_BURST.

48.4.1.6.9 TXFILLTUNING Register

The fields in this register control performance tuning associated with how the host controller posts data to the TX latency FIFO before moving the data onto the USB bus. The specific areas of performance include the how much data to post into the FIFO and an estimate for how long that operation should take in the target system.

Offset 0x0164 (TXFILLTUNING) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	TXFIFOTHRES					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	TXSCHHEALTH					TXSCHOH							
W				wtc	wtc	wtc	wtc	wtc								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

[1] Reset values for the two instances of this register:
UOG_TXFILLTUNING reset value = 0x00020000
UH1_TXFILLTUNING reset value = 0x00000000

Figure 48-31. TXFILLTUNING Register

Timing parameter definitions are as follows:

T_0 = Standard packet overhead

T_1 = Time to send data payload

T_{ff} = Time to fetch packet into TX FIFO up to specified level

T_s = Total packet flight time (send-only) packet

$T_s = T_0 + T_1$

T_p = Total packet time (fetch and send) packet

$T_p = T_{ff} + T_0 + T_1$

Upon discovery of a transmit (OUT/SETUP) packet in the data structures, host controller checks to ensure T_p remains before the end of the [micro]frame. If so it proceeds to pre-fill the TX FIFO. If at anytime during the pre-fill operation the time remaining the [micro]frame is < T_s then the packet attempt ceases and the packet is tried at a later time. Although this is not an error condition and the host controller will eventually recover, a mark will be made the scheduler health counter to note the occurrence of a “backoff” event. When a backoff event is detected, the partial packet fetched may need to be discarded from the latency buffer to make room for periodic traffic that will begin after the next SOF. Too many backoff events can waste bandwidth and power on the system bus and thus should be minimized (not necessarily eliminated). Backoffs can be minimized with use of the TSCHHEALTH (T_{ff}) described below.

Table 48-30. TXFILLTUNING Field Descriptions

Field	Description
31–22	Reserved, read as 0.
21–16 TXFIFOTHRES	FIFO Burst Threshold. This register controls the number of data bursts that are posted to the TX latency FIFO in host mode before the packet begins on to the bus. The minimum value is 2 and this value should be a low as possible to maximize USB performance. A higher value can be used in systems with unpredictable latency and/or insufficient bandwidth where the FIFO may underrun because the data transferred from the latency FIFO to USB occurs before it can be replenished from system memory. This value is ignored if the stream disable bit in USBMODE register is set.
15–13	Reserved, read as 0.
12–8 TXSCHHEALTH	Scheduler Health Counter. (Write To Clear) This register increments when the host controller fails to fill the TX latency FIFO to the level programmed by TXFIFOTHRES before running out of time to send the packet before the next Start-Of-Frame. This health counter measures the number of times this occurs to provide feedback to selecting a proper TXSCHOH. Writing to this register will clear the counter and this counter will max. at 31.
7–0 TXSCHOH	Scheduler overhead. This register adds an additional fixed offset to the schedule time estimator described above as Tff. As an approximation, the value chosen for this register should limit the number of back-off events captured in the TXSCHHEALTH to less than 10 per second in a highly utilized bus. Choosing a value that is too high for this register is not desired as it can needlessly reduce USB utilization. The time unit represented in this register is 1.26 μs when a device is connected in High-Speed Mode for OTG and SPH. The time unit represented in this register is 6.33 μs when a device is connected in Low/Full Speed Mode for OTG & SPH. The time unit represented in this register is always 1.267 the MPH product.

48.4.1.6.10 ULPI VIEWPORT

The register provides indirect access to the ULPI PHY register set. Although the core performs access to the ULPI PHY register set, there may be extraordinary circumstances where software may need direct access. Figure 48-32 shows the register, and Table 48-31 provides field descriptions.

Offset 0x0170 (ULPIVIEWPORT) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	ULPIWU	ULPIRUN	ULPIRW	0	ULPISS	ULPIPORT			ULPIADDR							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ULPIDATRD								ULPIDATWR							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-32. ULPI VIEWPORT

NOTE

- Writes to the ULPI through the VIEWPORT register can substantially disrupt standard USB operations. Currently no usage model has been defined where software should need to execute writes directly to the ULPI.
- Executing read operations though the ULPI Viewport should have no harmful side effects to standard USB operations.
- **T**he ULPI Viewport is only synthesized in the design if the ULPI option has been purchased & installed and the constant `VUSB_HS_PHY_ULPI` is set to `1`. If the ULPI interface is not enabled, this register will always read as 0.

The ULPI Viewport, can perform two types of operations: wakeup and read /write. The wakeup operation is used to put the ULPI interface into normal operation mode and re-enable the clock if necessary. A wakeup operation is required before accessing the registers when the ULPI interface is operating in low power mode, serial mode, or carkit mode. The ULPI state can be determined by reading the sync. state bit (ULPISS). If this bit is a one, then ULPI interface is running in normal operation mode and can accept read/write operations. If the ULPISS indicates a ‘0’ then read/write operations will not be able execute. Undefined behavior will result if ULPISS = 0 and a read or write operation is performed. To execute a wakeup operation, write all 32-bits of the ULPI Viewport where ULPIPORT is constructed appropriately, the ULPIWU bit is 1 and the ULPIRUN bit is a 0. Poll the ULPI Viewport until ULPIWU is zero for the operation to complete.

To execute a read or write operation, write all 32-bits of the ULPI Viewport where ULPIDATWR, ULPIADDR, ULPIPORT, ULPIRW are constructed appropriately and the ULPIRUN bit is a 1. Poll the ULPI Viewport until ULPIRUN is 0 for the operation to complete. After ULPIRUN is 0, the ULPIDATRD is valid if the operation was a read.

An alternative to using the polling method above is to use the ULPI interrupt defined in the USB Status Register (USBSTS) and USB Interrupt Enable Register (USBINTR). When a wakeup or read/write operation is completed, the ULPI interrupt is set.

Table 48-31. ULPI VIEWPORT Field Descriptions

Field	Description
31 ULPIWU	ULPI Wakeup – Read/Write. Writing the '1' to this bit will begin the wakeup operation. The bit will automatically transition to 0 after the wakeup is complete. Once this bit is set, the driver can not set it back to '0'. Note: The driver must never execute a wakeup and a read/write operation at the same time.
30 ULPIRUN	ULPI Read/Write Run – Read/Write. Writing the '1' to this bit will begin the read/write operation. The bit will automatically transition to 0 after the read/write is complete. Once this bit is set, the driver can not set it back to '0'. Note: The driver must never execute a wakeup and a read/write operation at the same time.
29 ULPIRW	ULPI Read/Write Control – Read/Write. (0) – Read; (1) – Write. This bit selects between running a read or write operation.
28	Reserved, read as 0.
27 ULPISS	ULPI Sync State – Read Only. (1) – Normal Sync. State. (0) In another state (i.e. carkit, serial, low power) This bit represents the state of the ULPI interface. Before reading this bit, the ULPIPORT field should be set accordingly if used with the multi-port host. Otherwise, this field should always remain 0.
26–24 ULPIPORT	ULPI Port Number – Read/Write. For the wakeup or read/write operation to be executed, this value selects the port number the ULPI PHY is attached to in the multi-port host. The range is 0 to 7. This field should always be written as a 0 for the non-multi port products.
23–16 ULPIADDR	ULPI Data Address – Read/Write. When a read or write operation is commanded, the address of the operation is written to this field.
15–8 ULPIDATRD	ULPI Data Read – Read Only. After a read operation completes, the result is placed in this field.
7–0 ULPIDATWR	ULPI Data Write – Read/Write. When a write operation is commanded, the data to be sent is written to this field.

48.4.1.6.11 Endpoint NAK (ENDPTNAK)

Figure 48-33 shows the register and Table 48-32 provides field descriptions for the Endpoint NAK register.

Offset 0x0178
Default Value: 00000000h

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:									EPTN							
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:									EPRN							
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-33. Endpoint NAK (ENDPTNAK)

Table 48-32. Endpoint NAK (ENDPTNAK) Field Descriptions

Field	Description
31-24	Reserved.
23-16 EPTN	TX Endpoint NAK—R/WC. Each TX endpoint has 1 bit in this field. The bit is set when the device sends a NAK handshake on a received IN token for the corresponding endpoint. Bit 23- Endpoint #7 ... Bit 17- Endpoint #1 Bit 16- Endpoint #0
15-8	Reserved.
7-0 EPRN	RX Endpoint NAK—R/WC. Each RX endpoint has 1 bit in this field. The bit is set when the device sends a NAK handshake on a received OUT or PING token for the corresponding endpoint. Bit 7- Endpoint #7 ... Bit 1- Endpoint #1 Bit 0- Endpoint #0
Note: Bits are cleared by writing '1' to the corresponsing bit.	

48.4.1.6.12 Endpoint NAK Enable (ENDPTNAKEN)

Figure 48-34 shows the register and Table 48-33 provides field descriptions for the Endpoint NAK Enable register.

Offset 0x017c
Default Value: 00000000h

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read: Write:									EPTNE							
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read: Write:									EPRNE							
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-34. Endpoint NAK Enable (ENDPTNAKEN)

Table 48-33. Endpoint NAK Enable Field Descriptions

Field	Description
31-24	Reserved.
23-16 EPTNE	TX Endpoint NAK Enable—R/W. Each bit is an enable bit for the corresponding TX Endpoint NAK bit. If this bit is set and the corresponding TX Endpoint NAK bit is set, the NAK Interrupt bit is set. Bit 23- Endpoint #7 ... Bit 17- Endpoint #1 Bit 16- Endpoint #0

Table 48-33. Endpoint NAK Enable Field Descriptions

Field	Description
15-8	Reserved.
7-0 EPRNE	RX Endpoint NAK Enable— R/W. Each bit is an enable bit for the corresponding RX Endpoint NAK bit. If this bit is set and the corresponding RX Endpoint NAK bit is set, the NAK Interrupt bit is set. Bit 7- Endpoint #7 ... Bit 1- Endpoint #1 Bit 0- Endpoint #0

48.4.1.6.13 CONFIGFLAG Register

This register (located at base address offset 0x0180), is not used in this implementation. A read from this register returns a constant of 0x0000_0001, to indicate that all port routines default to this host controller.

48.4.1.6.14 Port Status Control *x* Registers (PORTSC*x*, *x* = 1…8)

These registers are used differently for host and device controllers, as follows:

- Host Controller

  A host controller must implement one to eight port registers. The number of port registers implemented by a particular instantiation of a host controller is documented in the HCSPARAMs register. Software uses this information as an input parameter to determine how many ports require servicing.

  This register is only reset when power is initially applied or in response to a controller reset. The initial conditions of a port are:

  — No device connected

  — Port disabled

  If the port has port power control, this state remains until software applies power to the port by setting port power to one.

- Device Controller

  A device controller must implement only port register 1, and it does not support power control. Port control in device mode is only used for status port reset, suspend, and current connect status. It is also used to initiate test mode or force signaling and allows software to put the PHY into low power suspend mode and disable the PHY clock.

Figure 48-35 shows the register. Table 48-34 provides field descriptions.

Offset 0x0184 (PORTSC1) Access: Field-dependent

…

0x01A0 (PORTSC8)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	PTS		STS	PTW	PSPD		0	PFSC	PHCD	WKOC	WKDS	WKCN	PTC			
W																
Reset	—	—	—	—	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PIC		PO	PP	LS		HSP	PR	SUSP	FPR	OCC	OCA	PEC	PE	CSC	CCS
W																
Reset	0	0	0	1/0[1]	*u*	*u*	0	0	0	0	0	0	0	1/0[1]	0	0

[1] Resets to 1 in host mode, 0 in device mode.

Figure 48-35. Port Status Control *x* Registers (PORTSC*x*)

Table 48-34. Port Status Control *x* Registers Field Descriptions

Field	Description
31–30 PTS	Parallel Transceiver Select. This register bit pair is used in conjunction with the configuration constant VUSB_HS_PHY_TYPE to control which parallel transceiver interface is selected. If VUSB_HS_PHY_TYPE is set for 0,1,2, or 3 then this bit is read only. If VUSB_HS_PHY_TYPE is 3,4,5, or 6 then this bit is read/write. This field is reset to: 00 if VUSB_HS_PHY_TYPE = 0,4 – UTMI/UTMI+ 01 if VUSB_HS_PHY_TYPE = 1,5 – Reserved 10 if VUSB_HS_PHY_TYPE = 2,6 – ULPI 11 if VUSB_HS_PHY_TYPE = 3,7 – Serial/1.1 PHY (FS Only) This bit is not defined in the EHCI specification.
29 STS	Serial Transceiver Select. This register bit is used in conjunction with the configuration constant VUSB_HS_PHY_SERIAL to control whether the parallel or serial transceiver interface is selected for FS and LS operation. The Serial Interface Engine can be used in combination with the UTMI+ or ULPI physical interface to provide FS/LS signaling instead of the parallel interface. If VUSB_HS_PHY_SERIAL is set for 0 or 1 then this bit is read only. If VUSB_HS_PHY_SERIAL is 3 or 4 then this bit is read/write. This bit has no effect unless the parallel transceiver select (PTS) bit is set to UTMI+ or ULPI. The Serial/1.1 physical interface uses the serial interface engine for FS/LS signaling regardless of this bit value. This bit is not defined in the EHCI specification. **Note:** This bit is reserved for future operation and is a placeholder adding dynamic use of the serial engine in accord with UMTI+ and ULPI characterization logic.

Table 48-34. Port Status Control *x* Registers Field Descriptions (continued)

Field	Description
28 PTW	Parallel Transceiver Width. This register bit is used in conjunction with the configuration constant VUSB_HS_PHY8_16 to control whether the data bus width of the UTMI transceiver interface. If VUSB_HS_PHY8_16 is set for 0 or 1 then this bit is read only. If VUSB_HS_PHY8_16 is 2 or 3 then this bit is read/write. This bit is reset to 1 if VUSB_HS_PHY8_16 selects a default UTMI interface width of 16-bits else it is reset to 0. 0 8-bit [60MHz] UTMI interface is selected. 1 16-bit [30MHz] UTMI interface is selected. This bit has no effect if the serial interface is selected. This bit is not defined in the EHCI specification. **Note:** If this bit changes from 0 to 1, software must reset the clock generation logic in the UTMI PHY before enabling the controller core as follows: • Clear the UTMI USB enable bit (USBEN in the USB_PHY_CTRL_FUNC register) • Set USBEN.
27–26 PSPD	Port speed. This read-only field indicates the speed at which the port is operating. For HS mode operation in the host controller and HS/FS operation in the device controller the port routing steers data to the Protocol engine. For FS and LS mode operation in the host controller, the port routing steers data to the Protocol Engine w/ Embedded Transaction Translator. 00 Full Speed 01 Low Speed 10 High Speed 11 Reserved, not used. This bit is not defined in the EHCI specification.
25	Reserved, read as 0.
24 PFSC	Port Force Full Speed Connect – Read/Write. Default = 0. Setting this bit to 1 forces the port to only connect at Full Speed. It disables the chirp sequence that allows the port to identify itself as High Speed. This is useful for testing FS configurations with a HS host, hub or device. This bit is not defined in the EHCI specification, and is intended for debugging purposes.
23 PHCD	PHY Low Power Suspend - Clock Disable (PLPSCD) – Read/Write. Default = 0. 0 PHY clock enabled. 1 PHY clock disabled. **Note:** The PHY clock cannot be disabled if it is being used as the system clock. In device mode, The PHY can be put into Low Power Suspend – Clock Disable when the device is not running (USBCMD Run/Stop=0) or the host has signaled suspend (PORTSC SUSPEND=1). Low power suspend will be cleared automatically when the host has signaled resume if using a circuit similar to that in. Before forcing a resume from the device, the device controller driver must clear this bit. In host mode, the PHY can be put into Low Power Suspend – Clock Disable when the downstream device has been put into suspend mode or when no downstream device is connected. Low power suspend is completely under the control of software. See for more discussion on clock disable and power down issues. This bit is not defined in the EHCI specification.
22 WKOC	Wake on Over-current Enable. Setting this bit to 1 enables the port to be sensitive to over-current conditions as wakeup events. This field is 0 if the Port Power *(*PP*)* is 0. This bit is output from the controller as signal pwrctl_wake_ovrcurr_en (OTG/host core only) for use by an external power control circuit.
21 WKDS	Wake on Disconnect Enable. Setting this bit to 1 enables the port to be sensitive to device disconnects as wakeup events. This field is 0 if Port Power *(*PP*)* is 0 or in device mode. This bit is output from the controller as signal pwrctl_wake_dscnnt_en (OTG/host core only) for use by an external power control circuit.

Table 48-34. Port Status Control *x* Registers Field Descriptions (continued)

Field	Description
20 WKCN	Wake on Connect Enable (WKCNNT_E) — Read/Write. Default = 0. Setting this bit to 1 enables the port to be sensitive to device connects as wakeup events. This bit is zero if Port Power (PP) is zero or in device mode. This bit is output from the controller as signal pwrctl_wake_dscnnt_en (OTG/host core only) for use by an external power control circuit.
19–16 PTC	Port Test Control. Any value other than 0x0 indicates that the port is operating in test mode. 0x0 TEST_MODE_DISABLE 0x1 J_ STATE 0x2 K_STATE 0x3 SE0 (host) / NAK (device) 0x4 Packet 0x5 FORCE_ENABLE_HS 0x6 FORCE_ENABLE_FS 0x7 FORCE_ENABLE_LS 0x8–0xFReserved See Chapter 7 of the USB Specification Revision 2.0 Universal Serial Bus Specification, Revision 2.0, April 2000, Compaq, Hewlett-Packard, Intel, Lucent, Microsoft, NEC, Philips. http://www.usb.org for details on each test mode. The FORCE_ENABLE_FS and FORCE ENABLE_LS are extensions to the test mode support specified in the EHCI specification. Writing the PTC field to any of the FORCE_ENABLE_{HS/FS/LS} values will force the port into the connected and enabled state at the selected speed. Writing the PTC field back to TEST_MODE_DISABLE will allow the port state machines to progress normally from that point. **Note:** Low speed operations are not supported as a peripheral device.[
15–14 PIC	Port Indicator Control — Read/Write. Default = 00. Writing to this field has no effect if the P_INDICATOR bit in the HCSPARAMS register is a zero. If P_INDICATOR bit is a one, then the bit is: Bit ValueMeaning 00 Port indicators are off 01 Amber 10 Green 11 Undefined See the USB Specification Revision 2.0 Universal Serial Bus Specification, Revision 2.0, April 2000, Compaq, Hewlett-Packard, Intel, Lucent, Microsoft, NEC, Philips. http://www.usb.org for a description on how these bits are to be used. This field is output from the controller as signals port_ind_ctl_1 & port_ind_ctl_0 for use by an external led driving circuit.
13 PO	Port Owner—Read/Write. Default = 0. In this implementation, this bit is always 0.
12 PP	Port Power (PP)—Read/Write or Read Only. The function of this bit depends on the value of the Port Power Switching (PPC) field in the HCSPARAMS register. • If PPC = 0 (device-only implementation with no OTG capability), then PP = 0 (read-only). • If PPC = 1 (host/OTG controller), then this bit represents the current setting of the port power control switch (0=off, 1=on). A non-powered port (PP = 0), is non-functional and does not report attaches, detaches, etc. When an overcurrent condition is detected on a powered port (PP = 1), the PP bit in each affected port can be changed by the host controller driver from a one to a zero (removing power from the port).

Table 48-34. Port Status Control *x* Registers Field Descriptions (continued)

Field	Description
11–10 LS[1:0]	Line Status—Read Only. These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. The encoding of the bits are: Bits [11:10]Meaning 00b SE0 10b J-state 01b K-state 11b Undefined In host mode, the use of line state by the host controller driver is not necessary (unlike EHCI), because the port controller state machine and the port routing manage the connection of LS and FS. In device mode, the use of line state by the device controller driver is not necessary.
9 HSP	High-Speed Port — Read Only. Default = 0. 0 Host/device connected to the port is not in high-speed mode. 1 Host/device connected to the port is in high-speed mode. **Note:** HSP is redundant with PSPD(27:26) but remains in the design for compatibility. This bit is not defined in the EHCI specification.
8 PR	Port Reset. This bit is 0 if the Port Power (PP) bit is 0. • In Host Mode: This bit is read/write accessible. 0 Port is not in reset (Default) 1 Port is in reset. When software writes a 1 to this bit, the bus-reset sequence as defined in the USB Specification Revision 2.0 is started. *This bit automatically changes to zero after the reset sequence is complete. This behavior is different from EHCI where the host controller driver is required to set this bit to a zero after the reset duration is timed in the driver.* • In Device Mode: This bit is a read-only status bit. Device reset from the USB bus is also indicated in the USBSTS register.
7 SUSP	Suspend. Function in host and device modes is described as follows. In Host Mode: The bit is read/write, with the following settings: 0 Port not in suspend state (default). 1 Port in suspend state. The {Port Enabled, Suspend} bits of this register define the port states as follows: 0*n* Disable 10 Enable 11 Suspend When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB. The host controller will unconditionally set this bit to zero when software sets the Force Port Resume bit to zero. The host controller ignores a write of zero to this bit. If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined. This field is zero if Port Power (PP) is zero in host mode. In Device Mode: The bit is a read-only status bit, with the following settings: 0 Port is not in suspend state (default). 1 Port is in suspend state.

Table 48-34. Port Status Control *x* Registers Field Descriptions (continued)

Field	Description
6 FPR	Force Port Resume • Host Mode: Software sets this bit to one to drive resume signaling. The Host Controller sets this bit to one if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the *Port Change Detect* bit in the USBSTS register is also set to one. *This bit will automatically change to zero after the resume sequence is complete. This behavior is different from EHCI where the host controller driver is required to set this bit to a zero after the resume duration is timed in the driver.* When the Host controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. This bit will remain a one until the port has switched to the high-speed idle. Writing a zero has no affect because the port controller will time the resume operation clear the bit the port control state switches to HS or FS idle. This field is zero if Port Power (PP) is zero in host mode. This bit is not EHCI-compatible. • Device mode: After the device has been in Suspend State for 5 ms or more, software must set this bit to one to drive resume signaling before clearing. The Device Controller will set this bit to one if a J-to-K transition is detected while the port is in the Suspend state. The bit will be cleared when the device returns to normal operation. Also, when this bit transitions to a one because a J-to-K transition detected, the Port Change Detect bit in the USBSTS register is also set to one. 0 No resume (K-state) detected/driven on port (default). 1 Resume detected/driven on port.
5 OCC	Overcurrent Change—R/WC. Software clears this bit by writing 1. For host/OTG implementations the user can provide overcurrent detection to the vbus_pwr_fault input for this condition. 0 No change has occurred to overcurrent active status. 1 Change has occurred to overcurrent active status. For device-only implementations this bit is always 0.
4 OCA	Over-current Active—Read Only. This bit will automatically transition from one to zero when the overcurrent condition is removed. For host/OTG implementations the user can provide over-current detection to the vbus_pwr_fault input for this condition. For device-only implementations this bit is always 0. 0 This port does not have an over-current condition. (default) 1 This port currently has an over-current condition.
3 PEC	Port Enable/Disable Change—R/WC. 1=Port enabled/disabled status has changed. 0=No change. Default = 0. • In Host Mode: For the root hub, this bit gets set to a one only when a port is disabled due to disconnect on the port or due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification). Software clears this by writing a one to it. This field is zero if Port Power (PP) is zero. • In Device mode: The device port is always enabled. (This bit is always 0)

Table 48-34. Port Status Control *x* Registers Field Descriptions (continued)

Field	Description
2 PE	Port Enabled/Disabled—Read/Write. • In Host Mode: Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by the host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events. When the port is disabled, (0b) downstream propagation of data is blocked except for reset. This field is zero if Port Power (PP) is zero in host mode. 0 Port disabled (default) 1 Port enabled • In Device Mode: The device port is always enabled. (This bit is always 1)
1 CSC	Connect Status Change—R/WC. • In Host Mode: Indicates a change has occurred in the port's Current Connect Status. The host/device controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be 'setting' an already-set bit (i.e., the bit will remain set). Software clears this bit by writing a one to it. This field is zero if Port Power (PP) is zero in host mode. 0 No change in current connect status (default) 1 Change in current connect status. • In Device Mode: This bit is undefined in device controller mode.
0 CCS	Current Connect Status—Read Only. • In Host Mode: 0 No device is present. (default) 1 Device is present on port. This value reflects the current state of the port, and may not correspond directly to the event that caused the *Connect Status Change* bit (Bit 1) to be set. This field is zero if Port Power (PP) is zero in host mode. • In Device Mode: A setting of 1 indicates that the device successfully attached and is operating in either high speed or full speed as indicated by the High Speed Port bit in this register. A zero indicates that the device did not attach successfully or was forcibly disconnected by the software writing a zero to the Run bit in the USBCMD register. It does not state the device being disconnected or suspended. 0 Device is not attached. (default) 1 Device is attached.

48.4.1.6.15 On-the-Go Status and Control Register (OTGSC)

A host controller implements one On-The-Go (OTG) Status and Control register corresponding to Port 0 of the host controller.

The OTGSC register has four sections:

- OTG Interrupt enables (Read/Write)
- OTG Interrupt status (Read/Write to Clear)
- OTG Status inputs (Read Only)

- OTG Controls(Read/Write)

The status inputs are debounced using a 1 msec time constant. Values on the status inputs that do not persist for more than 1 msec will not cause a status input register update or OTG interrupt. See also the USBMODE register.

Figure 48-36 shows the register, and Table 48-35 provides field descriptions.

Offset 0x01A4 (OTGSC) Access: field dependent

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	DPIE	1msE	BSEIE	BSVIE	ASVIE	AVVIE	IDIE	0	DPIS	1msS	BSEIS	BSVIS	ASVIS	AVIVS	IDIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	DPS	1msT	BSE	BSV	ASV	AVV	ID	HADP	HABA	IDPU	DP	OT	HAAR	VC	VD
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Figure 48-36. OTG Status Control Register (OTGSC)

Table 48-35. OTG Status Control Register Field Descriptions

Field	Description
31	Reserved, read as 0.
30 DPIE	Data Pulse Interrupt Enable
29 1msE	1 millisecond timer Interrupt Enable – Read/Write
28 BSEIE	B Session End Interrupt Enable – Read/Write. Setting this bit enables the B session end interrupt.
27 BSVIE	B Session Valid Interrupt Enable – Read/Write. Setting this bit enables the B session valid interrupt.
26 ASVIE	A Session Valid Interrupt Enable – Read/Write. Setting this bit enables the A session valid interrupt.
25 AVVIE	A VBus Valid Interrupt Enable – Read/Write. Setting this bit enables the A VBus valid interrupt.
24 IDIE	USB ID Interrupt Enable – Read/Write. Setting this bit enables the USB ID interrupt.
23	Reserved, read as 0.
22 DPIS	Data Pulse Interrupt Status – Read/Write to Clear. This bit is set when data bus pulsing occurs on DP or DM. Data bus pulsing is only detected when the CM field (USBMODE register) = 11(denoting host) and the port power bit (PORTSC0 register) = 0 (power off). Software must write 1 to clear this bit.
21 1msS	1 millisecond timer Interrupt Status – Read/Write to Clear. This bit is set once every millisecond. Software must write a one to clear this bit.

Table 48-35. OTG Status Control Register Field Descriptions (continued)

Field	Description
20 BSEIS	B Session End Interrupt Status – Read/Write to Clear. This bit is set when VBus has fallen below the B session end threshold. Software must write a one to clear this bit
19 BSVIS	B Session Valid Interrupt Status – Read/Write to Clear. This bit is set when VBus has either risen above or fallen below the B session valid threshold (0.8 VDC). Software must write a one to clear this bit.
18 ASVIS	A Session Valid Interrupt Status – Read/Write to Clear. This bit is set when VBus has either risen above or fallen below the A session valid threshold (0.8 VDC). Software must write a one to clear this bit.
17 AVVIS	A VBus Valid Interrupt Status – Read/Write to Clear. This bit is set when VBus has either risen above or fallen below the VBus valid threshold (4.4 VDC) on an A device. Software must write a one to clear this bit.
16 IDIS	USB ID Interrupt Status – Read/Write. This bit is set when a change on the ID input has been detected. Software must write a one to clear this bit.
15	Reserved, read as 0.
14 DPS	Data Bus Pulsing Status – Read Only. A ‘1’ indicates data bus pulsing is being detected on the port.
13 1msT	1 millisecond timer toggle - Read Only. This bit toggles once per millisecond.
12 BSE	B Session End – Read Only. Indicates VBus is below the B session end threshold.
11 BSV	B Session Valid – Read Only. Indicates VBus is above the B session valid threshold.
10 ASV	A Session Valid – Read Only. Indicates VBus is above the A session valid threshold.
9 AVV	A VBus Valid – Read Only. Indicates VBus is above the A VBus valid threshold.
8 ID	USB ID – Read Only. 0 = A device, 1 = B device
7 HABA	Hardware Assist B-Disconnect to A-connect ñ Read/Write. 0 = Disabled. 1 = Enable automatic B-disconnect to A-connect sequence.
6 HADP	Hardware Assist Data-Pulse ñ Write to Set. 1 = Start Data Pulse Sequence.
5 IDPU	ID Pullup – Read/Write. This bit provide control over the ID pull-up resister; 0 = off, 1 = on [default]. When this bit is 0, the ID input will not be sampled.
4 DP	Data Pulsing – Read/Write. Setting this bit causes the pullup on DP to be asserted for data pulsing during SRP.
3 OT	OTG Termination – Read/Write. This bit must be set when the OTG device is in device mode, this controls the pulldown on DM.
2 HAAR	Hardware Assist Auto-Reset ñ Read/Write. 0 = Disabled. 1 = Enable automatic reset after connect on host port.

Table 48-35. OTG Status Control Register Field Descriptions (continued)

Field	Description
1 VC	VBUS Charge – Read/Write. Setting this bit causes the VBus line to be charged. This is used for VBus pulsing during SRP.
0 VD	VBUS_Discharge – Read/Write. Setting this bit causes VBus to discharge through a resistor.

48.4.1.6.16 USB Device Mode Register (USBMODE)

Figure 48-37 shows the register, and Table 48-36 provides field descriptions.

Offset 0x01A8 (USBMODE) Access: field dependent

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	SDIS	SLOM	ES	CM	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	—	—

Figure 48-37. USB Device Mode Register (USBMODE)

Table 48-36. USB Device Mode Register Field Descriptions

Field	Description
31–5	Reserved, read as 0.
4 SDIS	Stream Disable Mode. (0 – Inactive [default]; 1 – Active) • Device Mode: Setting to a '1' disables double priming on both RX and TX for low bandwidth systems. This mode ensures that when the RX and TX buffers are sufficient to contain an entire packet that the standard double buffering scheme is disabled to prevent overruns/underruns in bandwidth limited systems. Note: In High Speed Mode, all packets received will be responded to with a NYET handshake when stream disable is active. • Host Mode: Setting to a '1' ensures that overruns/underruns of the latency FIFO are eliminated for low bandwidth systems where the RX and TX buffers are sufficient to contain the entire packet. Enabling stream disable also has the effect of ensuring the TX latency is filled to capacity before the packet is launched onto the USB. **Note:** Time duration to pre-fill the FIFO becomes significant when stream disable is active. See TXFILLTUNING and TXTTFILLTUNING [MPH Only] to characterize the adjustments needed for the scheduler when using this feature. **Note:** The use of this feature substantially limits of the overall USB performance that can be achieved.
3 SLOM	Setup Lockout Mode. In device mode, this bit controls behavior of the setup lock mechanism. See the Control Endpoint Operation Model. 0 Setup Lockouts On (default) 1 Setup Lockouts Off DCD requires use of the setup data buffer tripwire in the USB Command Register (USBCMD)

Table 48-36. USB Device Mode Register Field Descriptions (continued)

Field	Description
2 ES	Endian Select – Read/Write. This bit can change the byte alignment of the transfer buffers to match the host microprocessor. The bit fields in the microprocessor interface and the data structures are unaffected by the value of this bit because they are based upon the 32-bit word. 0 Little endian [Default] 1 Big endian
1–0 CM	Controller Mode – R/WO. Controller mode is defaulted to the proper mode for host only and device only implementations. For those designs that contain both host & device capability, the controller will default to an idle state and will need to be initialized to the desired operating mode after reset. For combination host/device controllers, this register can only be written once after reset. If it is necessary to switch modes, software must reset the controller by writing to the *RESET* bit in the USBCMD register before reprogramming this register. 00Idle [Default for combination host/device] 01Reserved 10Device Controller [Default for device only controller] 11Host Controller [Default for host only controller]

48.4.1.6.17 Endpoint Setup Status Register (ENDPTSETUPSTAT)

This register is used in device mode only. Figure 48-38 shows the register, and Table 48-37 provides field descriptions.

Offset 0x01AC (ENDPTSETUPSTAT) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ENDPTSETUPSTAT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-38. Endpoint Setup Status Register (ENDPTSETUPSTAT)

Table 48-37. Endpoint Setup Status Register Field Descriptions

Field	Description
31–16	Reserved, read as 0.
15–0 ENDPTSETUPSTAT	Setup Endpoint Status. For every setup transaction that is received, a corresponding bit in this register is set to one. Software must clear or acknowledge the setup transfer by writing a one to a respective bit after it has read the setup data from the Queue head. The response to a setup packet as in the order of operations and total response time is crucial to limit bus time outs while the setup lock our mechanism is engaged. See “Managing Endpoints” in the Device Operational Model section of the USB-HS OTG High-Speed USB On-The-Go DEV reference manual. This register is only used in device mode.

48.4.1.6.18 Endpoint Initialization Register (ENDPTPRIME)

This register is only used in device mode. Figure 48-39 shows the register, and Table 48-38 provides field descriptions.



Figure 48-39. Endpoint Initialization Register (ENDPTPRIME)

Table 48-38. Endpoint Initialization Register Field Descriptions

Field	Description
31–16 PETB	Prime Endpoint Transmit Buffer – R/WS. For each endpoint a corresponding bit is used to request that a buffer prepared for a transmit operation in order to respond to a USB IN/INTERRUPT transaction. Software should write a one to the corresponding bit when posting a new transfer descriptor to an endpoint. Hardware will automatically use this bit to begin parsing for a new transfer descriptor from the queue head and prepare a transmit buffer. Hardware will clear this bit when the associated endpoint(s) is (are) successfully primed. Note: These bits will be momentarily set by hardware during hardware re-priming operations when a dTD is retired, and the dQH is updated. PETB[15] – Endpoint #15 PETB[1] – Endpoint #1 PETB[0] – Endpoint #0
15–0 PERB	Prime Endpoint Receive Buffer – R/WS. For each endpoint, a corresponding bit is used to request a buffer prepare for a receive operation for when a USB host initiates a USB OUT transaction. Software should write a one to the corresponding bit whenever posting a new transfer descriptor to an endpoint. Hardware will automatically use this bit to begin parsing for a new transfer descriptor from the queue head and prepare a receive buffer. Hardware will clear this bit when the associated endpoint(s) is (are) successfully primed. Note: These bits will be momentarily set by hardware during hardware re-priming operations when a dTD is retired, and the dQH is updated. Bit 15 – Endpoint #15 … Bit 0 – Endpoint #0

48.4.1.6.19 Endpoint De-Initialize Register (ENDPTFLUSH)

This register is only used in device mode. Figure 48-40 shows the register, and Table 48-39 provides field descriptions.

Offset 0x01B4 (ENDPTFLUSH) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	FETB															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	FERB															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-40. Endpoint De-Initialize Register (ENDPTFLUSH)

Table 48-39. Endpoint De-Initialize Register Field Descriptions

Field	Description
31–16 FETB	Flush Endpoint Transmit Buffer – R/WS. Writing a one to a bit(s) in this register will cause the associated endpoint(s) to clear any primed buffers. If a packet is in progress for one of the associated endpoints, then that transfer will continue until completion. Hardware will clear this register after the endpoint flush operation is successful. FETB[15] – Endpoint #15 … FETB[1] – Endpoint #1 FETB[0] – Endpoint #0
15–0 FERB	Flush Endpoint Receive Buffer – R/WS. Writing a one to a bit(s) will cause the associated endpoint(s) to clear any primed buffers. If a packet is in progress for one of the associated endpoints, then that transfer will continue until completion. Hardware will clear this register after the endpoint flush operation is successful. Bit 15 – Endpoint #15 … Bit 1 – Endpoint #1 Bit 0 – Endpoint #0

48.4.1.6.20 Endpoint Status Register (ENDPTSTAT)

This register is only used in device mode. Figure 48-41 shows the register, and Table 48-40 provides field descriptions.

Offset 0x01B8 (ENDPTSTAT) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ETBR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ERBR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-41. Endpoint Status Register (ENDPTSTAT)

Table 48-40. Endpoint Status Field Descriptions

Field	Description
31–16 ETBR	Endpoint Transmit Buffer Ready -- Read Only. One bit for each endpoint indicates status of the respective endpoint buffer. This bit is set to a one by the hardware as a response to receiving a command from a corresponding bit in the ENDPTPRIME register. There will always be a delay between setting a bit in the ENDPTPRIME register and endpoint indicating ready. This delay time varies based upon the current USB traffic and the number of bits set in the ENDPTPRIME register. Buffer ready is cleared by USB reset, by the USB DMA system, or through the ENDPTFLUSH register. Note: These bits will be momentarily cleared by hardware during hardware endpoint re-priming operations when a dTD is retired, and the dQH is updated. ETBR[15]– Endpoint #15 … ETBR[0]– Endpoint #0
15–0 ERBR	Endpoint Receive Buffer Ready -- Read Only. One bit for each endpoint indicates status of the respective endpoint buffer. This bit is set to a one by the hardware as a response to receiving a command from a corresponding bit in the ENDPTPRIME register. There will always be a delay between setting a bit in the ENDPTPRIME register and endpoint indicating ready. This delay time varies based upon the current USB traffic and the number of bits set in the ENDPTPRIME register. Buffer ready is cleared by USB reset, by the USB DMA system, or through the ENDPTFLUSH register. Note: These bits will be momentarily cleared by hardware during hardware endpoint re-priming operations when a dTD is retired, and the dQH is updated. ERBR[15]– Endpoint #15 … ERBR[0]– Endpoint #0

48.4.1.6.21 Endpoint Complete Register (ENDPTCOMPLETE)

This register is only used in device mode. Figure 48-42 shows the register, and Table 48-41 provides field descriptions.

Offset 0x01BC (ENDPTCOMPLETE) Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	ETCE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	ERCE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 48-42. Endpoint Complete Register (ENDPTCOMPLETE)

Table 48-41. Endpoint Complete Register Field Descriptions

Field	Description
31–16 ETCE	Endpoint Transmit Complete Event—R/WC. Each bit indicates a transmit event (IN/INTERRUPT) occurred and software should read the corresponding endpoint queue to determine the endpoint status. If the corresponding IOC bit is set in the Transfer Descriptor, then this bit will be set simultaneously with the *USBINT*. Writing a one will clear the corresponding bit in this register. ETCE[15]—Endpoint #15 … ETCE[0]—Endpoint #0
15–0 ERCE	Endpoint Receive Complete Event—RW/C. Each bit indicates a received event (OUT/SETUP) occurred and software should read the corresponding endpoint queue to determine the transfer status. If the corresponding IOC bit is set in the Transfer Descriptor, then this bit will be set simultaneously with the *USBINT*. Writing a one will clear the corresponding bit in this register. ERCE[15]—Endpoint #15 … ERCE[0]—Endpoint #0

48.4.1.6.22 Endpoint Control 0 Register (ENDPTCTRL0)

Every device implements Endpoint0 as a control endpoint.

Figure 48-43 shows the register, and Table 48-42 provides field descriptions.

Offset 0x01C0 (ENDPTCTRL0) Access: field dependent

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	TXE	0	0	0	TXT		0	TXS
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	RXE	0	0	0	RXT		0	RXS
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 48-43. Endpoint Control 0 Register (ENDPTCTRL0)

Table 48-42. Endpoint Control 0 Register Field Descriptions

Field	Description
31–24	Reserved, read as 0.
23 TXE	TX Endpoint Enable 0 Reserved, does not occur 1 Enabled Endpoint 0 is always enabled.
22–20	Reserved, read as 0.
19–18 TXT	TX Endpoint Type – Read/Write 00 Control 01–11 Reserved, do not occur Endpoint0 is fixed as a control endpoint.
17	Reserved, read as 0.
16 TXS	TX Endpoint Stall – Read/Write 0 Endpoint OK (Default) 1 Endpoint Stalled Software can write a 1 to this bit to force the endpoint to return a STALL handshake to the host. It will continue returning STALL until the bit is cleared by software or it will automatically be cleared upon receipt of a new SETUP request.
15—8	Reserved, read as 0.
7 RXE	RX endpoint enable 0 Reserved, does not occur 1 Enabled Endpoint0 is always enabled.
6—4	Reserved, read as 0.
3—2 RXT	RX endpoint type – read/write 00 Control 01–11 Reserved, does not occur Endpoint0 is fixed as a control endpoint.

Table 48-42. Endpoint Control 0 Register Field Descriptions (continued)

Field	Description
1	Reserved, read as 0.
0 RXS	RX endpoint stall – read/write 0 Endpoint OK. [default] 1 Endpoint stalled Software can write a one to this bit to force the endpoint to return a STALL handshake to the host. It will continue returning STALL until the bit is cleared by software or it will automatically be cleared upon receipt of a new SETUP request.

48.4.1.6.23 Endpoint Control *x* Registers (ENDPTCTRL*x*, *x* = 1…15)

There is an ENDPTCTRL*x* register implemented for each endpoint in a device. Figure 48-44 shows the register, and Table 48-43 provides field descriptions.

Offset 0x01C0 (ENDPTCTRL1) … 0x01F8 (ENDPTCTRL15) — Access: user read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	TXE	TXR	TXI	0	TXT		TXD	TXS
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	RXE	RXR	RXI	0	RXT		RXD	RXS
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 48-44. Endpoint Control *x* Registers (ENDPTCTRL*x*)

NOTE

If one endpoint direction is enabled and the paired endpoint of the opposite direction is disabled, then the unused direction type must be changed from the default control-type to any other type (IE. Bulk-type). leaving an unconfigured endpoint control will cause undefined behavior for the data PID tracking on the active endpoint/direction.

Table 48-43. Endpoint Control *x* Registers Field Descriptions

Field	Description
31–24	Reserved, read as 0.
23 TXE	TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured.

Table 48-43. Endpoint Control *x* Registers Field Descriptions (continued)

Field	Description
22 TXR	TX Data Toggle Reset (WS) Write 1 – Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PIDs between the Host and device.
21 TXI	TX Data Toggle Inhibit 0 PID Sequencing Enabled. [Default] 1 PID Sequencing Disabled. This bit is only used for test and should always be written as zero. Writing a one to this bit will cause this endpoint to ignore the data toggle sequence and always transmit DATA0 for a data packet.
20	Reserved, read as 0.
19–18 TXT	TX Endpoint Type – Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
17 TXD	TX Endpoint Data Source – Read/Write 0 Dual port memory buffer/DMA Engine [DEFAULT] Should always be written as 0.
16 TXS	TX Endpoint Stall – Read/Write 0 Endpoint OK 1 Endpoint stalled This bit will be set automatically upon receipt of a SETUP request if this Endpoint is not configured as a Control Endpoint. It will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint. Software can write a one to this bit to force the endpoint to return a STALL handshake to the Host. It will continue to returning STALL until this bit is either cleared by software or automatically cleared as above.
15–8	Reserved, read as 0.
7 RXE	RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured.
6 RXR	RX Data Toggle Reset (WS) Write 1 – Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PIDs between the host and device.
5 RXI	RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero. Writing a one to this bit will cause this endpoint to ignore the data toggle sequence and always accept data packet regardless of their data PID.
4	Reserved, read as 0.

Table 48-43. Endpoint Control *x* Registers Field Descriptions (continued)

Field	Description
3–2 RXT	RX endpoint type – Read/Write 00 Control 01 Isochronous 10 Bulk 11 Reserved
1 RXD	RX endpoint data sink – Read/Write 0 Dual Port Memory Buffer/DMA Engine (Default) Should always be written as zero.
0 RXS	RX Endpoint Stall – Read/Write 0 Endpoint OK. [Default] 1 Endpoint stalled This bit is set to 1 automatically upon receipt of a SETUP request if this endpoint is not configured as a control endpoint. It will be cleared automatically upon receipt a SETUP request if this endpoint is configured as a control endpoint, Software can write a one to this bit to force the endpoint to return a STALL handshake to the Host. It will continue to returning STALL until this bit is either cleared by software or automatically cleared as above,

48.4.1.7 OTG Operations

48.4.1.7.1 Register Bits Used for OTG Operations

The Register interface described in Section 48.4.1.6, “Device/Host Operational Registers” has separate behaviors for device mode and for host mode. However, during OTG operations it is necessary to perform tasks independent of the controller mode.

As described in Section 48.4.1.6.23, “Endpoint Control x Registers (ENDPTCTRLx, x = 1…15)” the only way to transition the controller mode out of host or device mode is by programming the controller reset bit in the USBCMD register. Therefore, it is also necessary for the OTG tasks to be performed independent of a controller reset as well as independent of the controller mode.



Figure 48-45. Controller Mode

The following register bits can be used for OTG operations. These bits are independent of the controller mode, and are not affected by a write to the reset bit in the USBCMD register:

- All identification registers
- All device/host capability registers
- OTG states control register (OTGSC): all bits
- PORTSC register:
  - Physical interface select
  - Physical interface serial select
  - Physical interface data width
  - Physical interface low power
  - Physical interface wake signals
  - Port indicators
  - Port power

48.4.1.7.2 Hardware Assist

The hardware assist provides automated response and sequencing that avoid significant interrupt latency response times introduced by software. The use of this additional circuitry is optional, and can be used to assist the auto-reset, data-pulse, and B-connect to A-connect sequences described below.

Auto-Reset Sequence

When the HAAR bit (OTGSC register) is set to 1, the host automatically starts a reset after a connect event. This shortcuts the normal process, where software is notified of the connect event and starts the reset. When the HAAR bit is set, software still receives notification of the connect event, but is not responsible to write the reset bit. Software will be notified again after the reset is complete via the enable change bit in the PORTSC register, which causes a port change interrupt.

This hardware assist ensures the OTG parameter TB_ACON_BSE0_MAX = 1 ms is met.

Data-Pulse Sequence

Writing a 1 to HADP (OTGSC register) will start a data pulse of approximately 7 ms in duration and then automatically cease the data pulsing. During the data pulse, the DP will be set and then cleared. This automation relieves software from accurately controlling the data-pulse duration. During the data pulse, the HCD can poll to see that the HADP and DP bit have returned low to recognize the completion or simply launch the data pulse and wait to see if a VBUS Valid interrupt occurs when the A-side supplies bus power.

This assist ensures that data pulsing meets the OTG requirement of between 5–10 ms.

B-Disconnect to A-Connect Sequence

During HNP, the B-disconnect occurs from the OTG A_suspend state and within 3 ms, the A device must enable the pullup on the DP leg in the A-peripheral state. If the HABA bit (OTGSC register) is set to 1,

the host controller port is in suspend mode, and the device disconnects, then hardware assist performs the following actions:

1. Reset the OTG core.
2. Write the OTG core into device mode.
3. Write the device run bit to a 1 and enable necessary interrupts, including:
    - USB reset enable (URE); enables interrupt on USB bus reset to device
    - Sleep enable (SLE); enables interrupt on device suspend
    - Port change detect enable (PCE); enables interrupt on device connect

When software has enabled this hardware assist, it must not interfere during the transition or write any register in the core until it gets an interrupt from the device controller signifying that a reset interrupt has occurred, or at least first verify that the core has entered device mode. HCD/DCD must not activate the core soft reset at any time since this action is performed by hardware. During the transition, the software may see an interrupt from the disconnect and/or other spurious interrupts (SOF, for example) that may or may not cascade and my be cleared by the soft reset depending on the software response time.

After the core has entered device mode by the hardware assist, the DCD must ensure that the ENDPTLISTADDR is programmed properly before the host sends a setup packet. Since the end of the reset duration, which may be initiated quickly (a few microseconds) after connect, will require at a minimum 50 ms, this is the time for which the DCD must be ready to accept setup packets after having received notification that the reset has been detected or simply that the OTG is in device mode which ever occurs first.

In the case where the A-peripheral fails to see a reset after the controller enters device mode and engages the DP-pullup, the device controller interrupt the DCD signifying that a suspend has occurred.

This assist ensures the parameter TA_BDIS_ACON_MAX = 3 ms is met.

48.4.2 Host Data Structures

This section defines the interface data structures used to communicate control, status, and data between HCD (software) and the enhanced host controller (hardware). The data structure definitions in this chapter support a 32-bit memory buffer address space. The interface consists of a periodic schedule, periodic frame list, asynchronous schedule, isochronous transaction descriptors, split-transaction isochronous transfer descriptors, queue heads, and queue element transfer descriptors.

The periodic frame list is the root of all periodic (isochronous and interrupt transfer type) support for the host controller interface. The asynchronous list is the root for all the bulk and control transfer type support. isochronous data streams are managed using isochronous transaction descriptors. isochronous split-transaction data streams are managed with split-transaction isochronous transfer descriptors. all interrupt, control, and bulk data streams are managed via queue heads and queue element transfer descriptors. These data structures are optimized to reduce the total memory footprint of the schedule and to reduce (on average) the number of memory accesses needed to execute a USB transaction.

Note that software must ensure that no interface data structure reachable by the EHCI host controller spans a 4K-page boundary.

The data structures defined in this section are (from the host controller's perspective) a mix of read-only and read/writable fields. The host controller must preserve the read-only fields on all data structure writes.

48.4.2.1 Periodic Frame List

This schedule is for all periodic transfers (isochronous and interrupt). The periodic schedule is referenced from the operational registers space using the PERIODICLISTBASE address register and the FRINDEX register. The periodic schedule is based on an array of pointers called the periodic frame list. The PERIODICLISTBASE address register is combined with the FRINDEX register to produce a memory pointer into the frame list. The periodic frame list implements a sliding window of work over time.



Figure 48-46. Periodic Schedule Organization

[1] Split transaction interrupt, bulk and control are also managed using queue heads and queue element transfer descriptors.

The periodic frame list is a 4K-page aligned array of frame list link pointers. The length of the frame list is programmable via the frame list size (FS) bit in the USBCMD register.

Frame List Link pointers direct the host controller to the first work item in the frame's periodic schedule for the current microframe. The link pointers are aligned on dword boundaries within the frame list.



Figure 48-47. Format of Frame List Element Pointer

Frame list link pointers always reference memory objects that are 32-byte aligned. The referenced object may be an isochronous transfer descriptor for high-speed devices, a split-transaction isochronous transfer descriptor (for full-speed isochronous endpoints), or a queue head (used to support high-, full- and low-speed interrupts). System software should not place non-periodic schedule items into the periodic schedule.

The least significant bits in a frame list pointer are used to key the host controller as to the type of object the pointer is referencing:

- The TYP field indicates the exact type of data structure being referenced by this pointer. TYP field encodings are given in Table 48-44.

Table 48-44. TYP Field Value Definitions

TYP Field Value	Meaning
00	Isochronous Transfer Descriptor
01	Queue Head
10	Split Transaction Isochronous Transfer Descriptor.
11	Frame Span Traversal Node.

- When the T bit (bit 0) is set to 1, the host controller never uses the value of the frame list pointer as a physical memory pointer.

48.4.2.2 Asynchronous List Queue Head Pointer

The asynchronous transfer list (at the location specified by the ASYNCLISTADDR register) is where all the control and bulk transfers are managed. The host controller uses this list only if at least one of the following conditions holds:

- The host controller reaches the end of the periodic list.
- The periodic list is disabled,
- The periodic list is empty.



Figure 48-48. Asynchronous Schedule Organization

The asynchronous list is a simple circular list of queue heads. The ASYNCLISTADDR register is simply pointer to the *next* queue head. This implements a pure round-robin service for all queue heads linked into the asynchronous list.

48.4.2.3 Isochronous (High-Speed) Transfer Descriptor (iTD)

Figure 48-49 shows the format of an isochronous transfer descriptor. This structure is used only for high-speed isochronous endpoints. All other transfer types should use queue structures. iTDs must be aligned on a 32-byte boundary.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5	4 3 2 1 0	
Next Link Pointer (LP)			0 TYP T	0x03-0x00
Status	Transaction 0 Length	ioc PG*	Transaction 0 Offset*	0x07-0x04
Status	Transaction 1 Length	ioc PG*	Transaction 1 Offset*	0x0B-0x08
Status	Transaction 2 Length	ioc PG*	Transaction 2 Offset*	0x0F-0x0C
Status	Transaction 3 Length	ioc PG*	Transaction 3 Offset*	0x13-0x10
Status	Transaction 4 Length	ioc PG*	Transaction 4 Offset*	0x17-0x14
Status	Transaction 5 Length	ioc PG*	Transaction 5 Offset*	0x1B-0x18
Status	Transaction 6 Length	ioc PG*	Transaction 6 Offset*	0x1F-0x1C
Status	Transaction 7 Length	ioc PG*	Transaction 7 Offset*	0x23-0x20
Buffer Pointer (Page 0)			EndPt R Device Address	0x27-0x24
Buffer Pointer (Page 1)			I/O Maximum Packet Size	0x2B-0x28
Buffer Pointer (Page 2)			Reserved Mult	0x2F-0x2C
Buffer Pointer (Page 3)			Reserved	0x33-0x30

Buffer Pointer (Page 4)	Reserved	0x37 -0x34
Buffer Pointer (Page 5)	Reserved	0x3B -0x38
Buffer Pointer (Page 6)	Reserved	0x3F -0x3C

Host Controller Read/Write Host Controller Read Only.

Note: *Note: these fields may be modified by the host controller if the I/O field indicates an OUT.

Figure 48-49. Isochronous Transaction Descriptor (iTD)

48.4.2.3.1 Next Link Pointer

The first dword of an iTD is a pointer to the next schedule data structure.

Table 48-45. Next Schedule Element Pointer

Bits	Description
31–5 LP	Link Pointer. These bits correspond to memory address signals [31:5], respectively. This field points to another isochronous transaction descriptor (iTD/siTD) or Queue Head (QH).
4–3	Reserved. These bits are reserved and their value has no effect on operation. Software should initialize this field to zero.
2–1 TYP	QH/(s)iTD Select. This field indicates to the host controller whether the item referenced is an iTD, siTD or a QH. This allows the host controller to perform the proper type of processing on the item after it is fetched. 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor 11 FSTN (frame span traversal node)
0 T	Terminate. 0 Link Pointer field is valid. 1 Link Pointer field is not valid

48.4.2.3.2 iTD Transaction Status and Control List

Dwords 1 through 8 are eight slots of transaction control and status. Each transaction description includes:

- Status results field
- Transaction length (bytes to send for OUT transactions and bytes received for IN transactions).
- Buffer offset. The *PG* and *Transaction X Offset* fields are used with the buffer pointer list to construct the starting buffer address for the transaction.

The host controller uses the information in each transaction description plus the endpoint information contained in the first three dwords of the buffer page pointer list, to execute a transaction on the USB.

Table 48-46. iTD Transaction Status and Control

Bits	Description	
31–28	**Status.** This field records the status of the transaction executed by the host controller for this slot. This field is a bit vector with the following encoding:	
	Bit	Definition
	31	**Active.** Set to one by software to enable the execution of an isochronous transaction by the Host Controller. When the transaction associated with this descriptor is completed, the Host Controller sets this bit to zero indicating that a transaction for this element should not be executed when it is next encountered in the schedule.
	30	**Data Buffer Error.** Set to a one by the Host Controller during status update to indicate that the Host Controller is unable to keep up with the reception of incoming data (overrun) or is unable to supply data fast enough during transmission (under run). If an overrun condition occurs, no action is necessary.
	29	**Babble Detected.** Set to one by the Host Controller during status update when" babble" is detected during the transaction generated by this descriptor.
	28	**Transaction Error (XactErr).** Set to one by the Host Controller during status update in the case where the host did not receive a valid response from the device (Timeout, CRC, Bad PID, etc.). This bit may only be set for isochronous IN transactions.
27–16	**Transaction X Length**. For an OUT, this field is the number of data bytes the host controller will send during the transaction. The host controller is not required to update this field to reflect the actual number of bytes transferred during the transfer. For an IN, the initial value of the endpoint to deliver. During the status update, the host controller writes back the field is the number of bytes the host expects the number of bytes successfully received. The value in this register is the actual byte count (e.g. 0‡zero length data, 1‡one byte, 2‡two bytes, etc.). The maximum value this field may contain is 0xC00 (3072).	
15	**Interrupt On Complete (IOC).** If this bit is set to one, it specifies that when this transaction completes, the Host Controller should issue an interrupt at the next interrupt threshold.	
14–12	**Page Select (PG).** These bits are set by software to indicate which of the buffer page pointers the offset field in this slot should be concatenated to produce the starting memory address for this transaction. The valid range of values for this field is 0 to 6.	
11–0	**Transaction X Offset**. This field is a value that is an offset, expressed in bytes, from the beginning of a buffer. This field is concatenated onto the buffer page pointer indicated in the adjacent *PG* field to produce the starting buffer address for this transaction.	

48.4.2.3.3 iTD Buffer Page Pointer List (Plus)

Dwords 9-15 of an isochronous transaction descriptor are nominally page pointers (4K aligned) to the data buffer for this transfer descriptor. This data structure requires the associated data buffer to be contiguous (relative to virtual memory), but allows the physical memory pages to be non-contiguous. Seven page pointers are provided to support the expression of eight isochronous transfers. The seven pointers allow for 3 (transactions) * 1024 (maximum packet size) * 8 (transaction records) (24576 bytes) to be moved with this data structure, regardless of the alignment offset of the first page.

Since each pointer is a 4K-aligned page pointer, the least significant 12 bits in several of the page pointers are used for other purposes.

Table 48-47. iTD Buffer Pointer Page 0 (Plus)

Bits	Description
31–12	**Buffer Pointer (Page 0).** This is a 4K aligned pointer to physical memory. Corresponds to memory address bits [31:12].
11–8	**Endpoint Number (Endpt).** This 4-bit field selects the particular endpoint number on the device serving as the data source or sink.
7	**Reserved.** Bit reserved for future use and should be initialized by software to zero.
6–0	**Device Address.** This field selects the specific device serving as the data source or sink.

Table 48-48. iTD Buffer Pointer Page 1 (Plus)

Bit	Description
31–12	**Buffer Pointer (Page 1).** This is a 4K aligned pointer to physical memory. Corresponds to memory address bits [31:12].
11	**Direction (I/O). 0 = OUT; 1 = IN.** This field encodes whether the high-speed transaction should use an IN or OUT PID.
10–0	**Maximum Packet Size.** This directly corresponds to the maximum packet size of the associated endpoint (*wMaxPacketSize*). This field is used for high-bandwidth endpoints where more than one transaction is issued per transaction description (.e.g. per microframe). This field is used with the *Multi* field to support high-bandwidth pipes. This field is also used for all IN transfers to detect packet babble. Software should not set a value larger than 1024 (400h). Any value larger yields undefined results.

Table 48-49. iTD Buffer Pointer Page 2 (Plus)

Bits	Description
31–12	**Buffer Pointer.** This is a 4K aligned pointer to physical memory. Corresponds to memory address bits [31:12].
11–2	**Reserved.** This bit reserved for future use and should be set to zero.
1–0	**Multi.** This field is used to indicate to the host controller the number of transactions that should be executed per transaction description (e.g. per microframe). The valid values are: 00 Reserved. A zero in this field yields undefined results. 01 One transaction to be issued for this endpoint per microframe 10 Two transactions to be issued for this endpoint per microframe 11 Three transactions to be issued for this endpoint per microframe

Figure 48-50. iTD Buffer Pointer Page 3-6

Bit	Description
31–12	**Buffer Pointer.** This is a 4K-aligned pointer to physical memory. Corresponds to memory address bits [31:12].
11–0	**Reserved.** These bits reserved for future use and should be set to zero.

48.4.2.4 Split Transaction Isochronous Transfer Descriptor (siTD)

All full-speed isochronous transfers through the internal transaction translator are managed using the siTD data structure. This data structure satisfies the operational requirements for managing the split transaction protocol.



Figure 48-51. Split-transaction Isochronous Transaction Descriptor (siTD)

48.4.2.4.1 Next Link Pointer

Dword0 of a siTD is a pointer to the next schedule data structure.

Table 48-50. Next Link Pointer

Bits	Description
31–5	**Next Link Pointer (LP).** This field contains the address of the next data object to be processed in the periodic list and corresponds to memory address signals [31:5], respectively.
4–3	**Reserved.** These bits must be written as zeros.
2–1	**QH/(s)iTD Select (TYP).** This field indicates to the Host Controller whether the item referenced is an iTD/siTD or a QH. This allows the Host Controller to perform the proper type of processing on the item after it is fetched. Value encodings are: ValueMeaning 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor 11 FSTN (frame span traversal node)
0	**Terminate (T).** 1=Link Pointer field is not valid. 0=Link Pointer is valid.

48.4.2.4.2 siTD Endpoint Capabilities/Characteristics

Dwords 1 and 2 specify static information about the full-speed endpoint, the addressing of the parent Companion Controller, and microframe scheduling control.

Table 48-51. Endpoint and Transaction Translator Characteristics

Bits	Description
31	**Direction (I/O).0 = OUT; 1 = IN.** This field encodes whether the full-speed transaction should be an IN or OUT.
30–24	**Port Number.** This field is the port number of the recipient Transaction Translator.

Table 48-51. Endpoint and Transaction Translator Characteristics

23	**Reserved.** Bit reserved and should be set to zero.
22–16	**Hub Address.** This field holds the device address of the Companion Controllers' hub.
15–12	**Reserved.** Field reserved and should be set to zero.
11–8	**Endpoint Number (Endpt).** This 4-bit field selects the particular endpoint number on the device serving as the data source or sink.
7	**Reserved.** Bit is reserved for future use. It should be set to zero.
6–0	**Device Address.** This field selects the specific device serving as the data source or sink.

Table 48-52. Microframe Schedule Control

Bits	Description
31–16	**Reserved.** This field reserved for future use. It should be set to zero.
15–8	**Split Completion Mask (μFrame C-Mask).** This field (along with the *Active* and *SplitX- state* fields in the *Status* byte) is used to determine during which microframes the host controller should execute complete-split transactions. When the criteria for using this field is met, an all zeros value has undefined behavior. The host controller uses the value of the three low-order bits of the FRINDEX register to index into this bit field. If the FRINDEX register value indexes to a position where the μ*Frame C-Mask* field is a one, then this siTD is a candidate for transaction execution. There may be more than one bit in this mask set.
7–0	**Split Start Mask (μFrame S-mask).** This field (along with the *Active* and *SplitX-state* fields in the *Status* byte) is used to determine during which microframes the host controller should execute start-split transactions. The host controller uses the value of the three low-order bits of the FRINDEX register to index into this bit field. If the FRINDEX register value indexes to a position where the μ*Frame S-mask* field is a one, then this siTD is a candidate for transaction execution. An all zeros value in this field, in combination with existing periodic frame list has undefined results.

48.4.2.4.3 siTD Transfer State

Dwords 3-6 are used to manage the state of the transfer.

Table 48-53. siTD Transfer Status and Control

Bit	Description
31	**Interrupt On Complete (ioc).** 0 = Do not interrupt when transaction is complete. 1 = Do interrupt when transaction is complete. When the host controller determines that the split transaction has completed it will assert a hardware interrupt at the next interrupt threshold.
30	**Page Select (P).** Used to indicate which data page pointer should be concatenated with the *CurrentOffset* field to construct a data buffer pointer (0 selects *Page 0* pointer and 1 selects *Page 1*). The host controller is not required to write this field back when the siTD is retired (*Active* bit transitioned from a one to a zero).
29–26	**Reserved.** This field reserved for future use and should be set to zero.
25–16	**Total Bytes To Transfer.** This field is initialized by software to the total number of bytes expected in this transfer. Maximum value is 1023 (3FFh)
15–8	**μFrame Complete-split Progress Mask (C-prog-Mask).** This field is used by the host controller to record which split-completes has been executed.
7–0	**Status.** This field records the status of the transaction executed by the host controller for this slot. This field is a bit vector with the following encoding:

Table 48-53. siTD Transfer Status and Control (continued)

	Bit	Definition
	7	**Active.** Set to one by software to enable the execution of an isochronous split transaction by the Host Controller.
	6	**ERR.** Set to a one by the Host Controller when an ERR response is received from the Companion Controller.
	5	**Data Buffer Error**. Set to a one by the Host Controller during status update to indicate that the Host Controller is unable to keep up with the reception of incoming data (overrun) or is unable to supply data fast enough during transmission (under run). In the case of an under run, the Host Controller will transmit an incorrect CRC (thus invalidating the data at the endpoint). If an overrun condition occurs, no action is necessary.
	4	**Babble Detected.** Set to a one by the Host Controller during status update when" babble" is detected during the transaction generated by this descriptor.
	3	**Transaction Error (XactErr).** Set to a one by the Host Controller during status update in the case where the host did not receive a valid response from the device (Time-out, CRC, Bad PID, etc.). This bit will only be set for IN transactions.
	2	**Missed microframe.** The host controller detected that a host-induced hold- off caused the host controller to miss a required complete-split transaction.
	1	**Split Transaction State (SplitXstate).** The bit encodings are as follows: 00 Do Start Split. This value directs the host controller to issue a Start split transaction to the endpoint when a match is encountered in the S-mask. 01 Do Complete Split. This value directs the host controller to issue a Complete split transaction to the endpoint when a match is encountered in the C-mask.
	0	**Reserved.** Bit reserved for future use and should be set to zero.

48.4.2.4.4 siTD Buffer Pointer List (plus)

Dwords 4 and 5 are the data buffer page pointers for the transfer. This structure supports one physical page cross. The most significant 20 bits of each dword in this section are the 4K (page) aligned buffer pointers. The least significant 12 bits of each dword are used as additional transfer state.

Table 48-54. Buffer Page Pointer List (Plus)

Bits	Description
31–12	**Buffer Pointer List.** Bits [31:12] of dwords 4 and 5 are 4K paged aligned, physical memory addresses. These bits correspond to physical address bits [31:12] respectively. The lower 12 bits in each pointer are defined and used as specified below. The field *P* specifies the *current* active pointer
11–0	• Page 0: The 12 least significant bits of the Page 0 pointer give the current byte offset for the current page pointer (as selected with the page indicator bit (*P* field)). The host controller is not required to write this field back when the siTD is retired (*Active* bit transitioned from a one to a zero). • Page 1: The least significant bits of Page 1 pointer is split into three sub-fields, as shown in the following table.

Bits	Description
11–5	Reserved.
4–3	**Transaction position (TP).** This field is used with T-count to determine whether to send *all*, *first*, *middle*, or *last* with each outbound transaction payload. System software must initialize this field with the appropriate starting value. The host controller must correctly manage this state during the lifetime of the transfer. The bit encodings are: 00 All. The entire full-speed transaction data payload is in this transaction (i.e. less than or equal to 188 bytes). 01 Begin. This is the first data payload for a full-speed that is greater than 188 bytes.transaction 10 Mid. This is the *middle* payload for a full-speed OUT transaction that is larger than 188 bytes. 11 End. This is the *last* payload for a full-speed OUT transaction that was larger than 188 bytes.
2–0	**Transaction count (T-Count).** Software initializes this field with the number of OUT start-splits this transfer requires. Any value larger than 6 is undefined.

48.4.2.4.5 siTD Back Link Pointer

Dword 6 of a siTD is simply another schedule link pointer. This pointer is always zero, or references a siTD. This pointer cannot reference any other schedule data structure.

Table 48-55. siTD Back Link Pointer

Bits	Description
31–5	siTD Back Pointer. This field is a physical memory pointer to a siTD.
4–1	Reserved. This field is reserved for future use. It should be set to zero.
0	Terminate (T). 1 = siTD Back Pointer field is not valid. 0 = siTD Back Pointer field is valid.

48.4.2.5 Queue Element Transfer Descriptor (qTD)

This data structure is only used with a queue head. This data structure is used for one or more USB transactions. This data structure is used to transfer up to 20480 (5*4096) bytes. The structure contains two structure pointers used for queue advancement, a dword of transfer state, and a five-element array of data

buffer pointers. This structure is 32 bytes (or one 32-byte cache line). This data structure must be physically contiguous.

The buffer associated with this transfer must be virtually contiguous. The buffer may start on any byte boundary. A separate buffer pointer list element must be used for each physical page in the buffer, regardless of whether the buffer is physically contiguous.

Host controller updates (host controller writes) to stand-alone qTDs only occur during transfer retirement. References in the following bit field definitions of updates to the qTD are to the qTD portion of a queue head.



Figure 48-52. Queue Element Transfer Descriptor Block Diagram

Queue Element Transfer Descriptors must be aligned on 32-byte boundaries.

48.4.2.5.1 Next qTD Pointer

The first dword of an element transfer descriptor is a pointer to another transfer element descriptor.

Table 48-56. qTD Next Element Transfer Pointer (Dword 0)

Bits	Description
31–5	Next Transfer Element Pointer. This field contains the physical memory address of the next qTD to be processed. The field corresponds to memory address signals[31:5], respectively.
4–1	Reserved. These bits are reserved and their value has no effect on operation.
0	Terminate (T). This bit indicates to the Host Controller that there are no more valid entries in the queue. 0 Pointer is valid (points to a valid Transfer Element Descriptor) 1 Pointer is invalid.

48.4.2.5.2 Alternate Next qTD Pointer

The second dword of a queue element transfer descriptor is used to support hardware-only advance of the data stream to the next client buffer on short packet. To be more explicit the host controller will always use this pointer when the current qTD is retired due to short packet.

Table 48-57. TD Alternate Next Element Transfer Pointer (Dword 1)

Bits	Description
31–5	Alternate Next Transfer Element Pointer. This field contains the physical memory address of the next qTD to be processed in the event that the current qTD execution encounters a short packet (for an IN transaction). The field corresponds to memory address signals [31:5], respectively.
4–1	Reserved. These bits are reserved and their value has no effect on operation.
0	Terminate (T). 1= pointer is invalid. 0=Pointer is valid (points to a valid Transfer Element Descriptor). This bit indicates to the Host Controller that there are no more valid entries in the queue.

48.4.2.5.3 qTD Token

The third dword of a queue element transfer descriptor contains most of the information the host controller requires to execute a USB transaction (the remaining endpoint-addressing information is specified in the queue head).

NOTE

The field descriptions forward reference fields defined in the queue head. Where necessary, these forward references are preceded with a QH notation.

Table 48-58. qTD Token (Dword 2)

Bits	Description
31	Data Toggle. This is the data toggle sequence bit. The use of this bit depends on the setting of the *Data Toggle Control* bit in the queue head.
30–16	Total Bytes to Transfer. This field specifies the total number of bytes to be moved with this transfer descriptor. This field is decremented by the number of bytes actually moved during the transaction, only on the successful completion of the transaction. The maximum value software may store in this field is 5 * 4 Kbytes (0x5000). This is the maximum number of bytes that 5 page pointers can access. If the value of this field is zero when the host controller fetches this transfer descriptor (and the active bit is set), the host controller executes a zero-length transaction and retires the transfer descriptor. It is not a requirement for OUT transfers that *Total Bytes To Transfer* be an even multiple of QHD.Maximum Packet Length. If software builds such a transfer descriptor for an OUT transfer, the last transaction will always be less than QHD.Maximum Packet Length. Although it is possible to create a transfer up to 20 Kbytes, this assumes the first offset into the first page is 0. When the offset cannot be predetermined, crossing past the 5th page can be guaranteed by limiting the total bytes to 16 Kbytes**. Therefore, the maximum recommended transfer is 16 Kbytes (0x4000).
15	Interrupt On Complete (IOC). If this bit is set to a one, it specifies that when this qTD is completed, the Host Controller should issue an interrupt at the next interrupt threshold.
14–12	Current Page (C_Page). This field is used as an index into the qTD buffer pointer list. Valid values are in the range 0x0 to 0x4. The host controller is not required to write this field back when the qTD is retired.

Table 48-58. qTD Token (Dword 2) (continued)

11–10	Error Counter (CERR). This field is a 2-bit down-counter that keeps track of the number of consecutive errors detected while executing this qTD. • If this field is programmed with a nonzero value during setup, the host controller decrements the count and writes it back to the qTD if the transaction fails. If the counter counts from one to zero, the Host Controller marks the qTD inactive, sets the Halted bit to a 1, and sets an error status bit for the error that caused CERR to decrement to zero. An interrupt is generated if the USB Error Interrupt Enable bit in the USBINTR register is set to a one. • If HCD programs this field to zero during set-up, the Host Controller will not count errors for this qTD and there will be no limit on the retries of this qTD. Note that write-backs of intermediate execution state are to the queue head overlay area, not the qTD. The behavior of the CERR field for different error types is as follows: • Babble or stall detection automatically halts the queue head—CERR is not decremented. • Data buffer errors are host problems— CERR is not decremented. • Transaction errors cause CERR to be decremented. If the EPS field indicates a HS device or the queue head is in the Asynchronous Schedule (and PIDCode indicates an IN or OUT) and a bus transaction completes and the host controller does not detect a transaction error, then the host controller is responsible to reset CERR to extend the total number of errors for this transaction. For example, CERR should be reset with maximum value (3) on each successful completion of a transaction. The host controller must never reset this field if the value at the start of the transaction is 0b00. See Section 48.4.3.12.2, “Split Transaction Interrupt” for CERR adjustment rules when the EPS field indicates a FS or LS device and the queue head is in the Periodic Schedule. See Section , “Asynchronous—Do Complete Split” for CERR adjustment rules when the EPS field indicates a FS or LS device, the queue head is in the Asynchronous schedule and the *PIDCode* indicates a SETUP. **Note:** Software must not program CERR to a value of zero when the EPS field is programmed with a value indicating a Full- or Low-speed device. This combination could result in undefined behavior.
9–8	PID Code. This field is an encoding of the token, which should be used for transactions associated with this transfer descriptor. 00 OUT Token generates token (E1H) 01 IN Token generates token (69H) 10 SETUP Token generates token (2DH) (undefined if endpoint is an Interrupt the queue head is non-zero.) transfer type, e.g. μ*Frame S-mask* field in 11 Reserved
7–0	**Status.** This field is used by the Host Controller to communicate individual command execution states back to HCD. This field contains the status of the last transaction performed on this qTD. Table 48-59 shows the bit encodings.

Table 48-59. qTD Token (Dword 2) Status Field (bits 7–0) Bits Description

Status Field Bit	Description
7	Active. Set to one by software to enable the execution of transactions by the Host Controller.
6	Halted. Set to a one by the Host Controller during status updates to indicate that a serious error has occurred at the device/endpoint addressed by this qTD. This can be caused by babble, the error counter counting down to zero, or reception of the STALL handshake from the device during a transaction. Any time that a transaction results in the Halted bit being set to a one, the Active bit is also set to zero.
5	Data Buffer Error. Set to a one by the Host Controller during status update to indicate that the Host Controller is unable to keep up with the reception of incoming data (overrun) or is unable to supply data fast enough during transmission (under run). If an overrun condition occurs, the Host Controller will force a timeout condition on the USB, invalidating the transaction at the source. If the host controller sets this bit to a one, then it remains a one for the duration of the transfer.

Table 48-59. qTD Token (Dword 2) Status Field (bits 7–0) Bits Description (continued)

4	Babble Detected. Set to a one by the Host Controller during status update when" babble" is detected during the transaction. In addition to setting this bit, the Host Controller also sets the *Halted* bit to a one. Since "babble" is considered a fatal error for the transfer, setting the Halted bit to a one insures that no more transactions occur because of this descriptor.
3	Transaction Error (XactErr). Set to a one by the Host Controller during status update in the case where the host did not receive a valid response from the device (Timeout, CRC, Bad PID, etc.). If the host controller sets this bit to a one, then it remains a one for the duration of the transfer.
2	Missed microframe. This bit is ignored unless the *QH.EPS* field indicates a full- or low-speed endpoint and the queue head is in the periodic list. This bit is set when the host controller detected that a host-induced hold-off caused the host controller to miss a required complete-split transaction. If the host controller sets this bit to a one, then it remains a one for the duration of the transfer.
1	Split Transaction State (SplitXstate). This bit is ignored by the host controller unless the *QH.EPS* field indicates a full- or low-speed endpoint. When a Full- or Low-speed device, the host controller uses this bit to track the state of the split- transaction. The functional requirements of the host controller for managing this state bit and the split transaction protocol depends on whether the endpoint is in the periodic or asynchronous schedule. Bit encodings are: 0 Do Start Split. This value directs the host controller to issue a Start split transaction to the endpoint. 1 Do Complete Split. This value directs the host controller to issue a Complete split transaction to the endpoint.
0	Ping State (P)/ERR. If the *QH.EPS* field indicates a High-speed device and the *PID_Code* indicates an OUT endpoint, then this is the state bit for the Ping protocol. The bit encodings are: 0 Do OUT. This value directs the host controller to issue an OUT PID to the endpoint. 1 Do Ping. This value directs the host controller to issue a PING PID to the endpoint. If the *QH.EPS* field does not indicate a High-speed device, then this field is used as an error indicator bit. It is set to a one by the host controller whenever a periodic split-transaction receives an ERR handshake.

48.4.2.5.4 qTD Buffer Page Pointer List

The last five dwords of a queue element transfer descriptor is an array of physical memory address pointers. These pointers reference the individual pages of a data buffer.

System software initializes *Current Offset* field to the starting offset into the current page, where current page is selected via the value in the *C_Page* field.

Table 48-60. qTD Buffer Pointer(s) (Dwords 3-7)

Bits	Description
31–12	**Buffer Pointer List.** Each element in the list is a 4K page aligned physical memory address. The lower 12 bits in each pointer are reserved (except for the first one), as each memory pointer must reference the start of a 4K page. The field C_Page specifies the current active pointer. When the transfer element descriptor is fetched, the starting buffer address is selected using C_Page (similar to an array index to select an array element). If a transaction spans a 4K buffer boundary, the host controller must detect the page-span boundary in the data stream, increment C_Page and advance to the next buffer pointer in the list, and conclude the transaction via the new buffer pointer.
11–0	**Current Offset (Reserved).** This field is reserved in all pointers except the first one (e.g. Page 0). The host controller should ignore all reserved bits. For the page 0 current offset interpretation, this field is the byte offset into the current page (as selected by C_Page). The host controller is not required to write this field back when the qTD is retired. Software should ensure the Reserved fields are initialized to zeros.

48.4.2.6 Queue Head



Transfer Overlay Transfer Results

Static Endpoint State

*These fields are used exclusively to support split transactions to USB 2.0 Hubs

Host Controller Read/Write Host Controller Read Only.

Figure 48-53. Queue Head Structure Layout

Queue Head Horizontal Link Pointer

The first dword of a Queue Head contains a link pointer to the next data object to be processed after any required processing in this queue has been completed, as well as the control bits defined below.

This pointer may reference a queue head or one of the isochronous transfer descriptors. It must not reference a queue element transfer descriptor.

Table 48-61. Queue Head Dword 0

Bits	Description
31–5	**Queue Head Horizontal Link Pointer (QHLP).** This field contains the address of the next data object to be processed in the horizontal list and corresponds to memory address signals [31:5], respectively.
4–3	**Reserved.** These bits must be written as zeros.

Table 48-61. Queue Head Dword 0 (continued)

2–1	**QH/(s)iTD Select (TYP).** This field indicates to the hardware whether the item referenced by the link pointer is an iTD, siTD or a QH. This allows the Host Controller to perform the proper type of processing on the item after it is fetched. Value encodings are: ValueMeaning 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor) 11 FSTN (frame span traversal node)
0	**Terminate (T).** 1=Last QH (pointer is invalid). 0=Pointer is valid. If the queue head is in the context of the periodic list, a one bit in this field indicates to the host controller that this is the end of the periodic list. This bit is ignored by the host controller when the queue head is in the Asynchronous schedule. Software must ensure that queue heads reachable by the host controller always have valid horizontal link pointers.

48.4.2.6.1 Endpoint Capabilities/Characteristics

The second and third dwords of a Queue Head specifies static information about the endpoint. This information does not change over the lifetime of the endpoint. There are three types of information in this region:

- Endpoint Characteristics. These are the USB endpoint characteristics including addressing, maximum packet size, and endpoint speed.
- Endpoint Capabilities. These are adjustable parameters of the endpoint. They effect how the endpoint data stream is managed by the host controller.
- Split Transaction Characteristics. This data structure is used to manage full- and low-speed data streams for bulk, control, and interrupt via split transactions to USB2.0 Hub Transaction Translator. There are additional fields used for addressing the hub and scheduling the protocol transactions (for periodic).

The host controller must not modify the bits in this region.

Table 48-62. Endpoint Characteristics: Queue Head Dword 1

Bit	Description
31:28	**Nak Count Reload (RL).** This field contains a value, which is used by the host controller to reload the Nak Counter field.
27	**Control Endpoint Flag (C).** If the *QH.EPS* field indicates the endpoint is not a high-speed device, and the endpoint is a control endpoint, then software must set this bit to a one. Otherwise, it should always set this bit to a zero.
26:16	**Maximum Packet Length.** This directly corresponds to the maximum packet size of the associated endpoint (*wMaxPacketSize*). The maximum value this field may contain is 0x400 (1024).
15	**Head of Reclamation List Flag (H).** This bit is set by System Software to mark a queue head as being the head of the reclamation list.
14	**Data Toggle Control (DTC).** This bit specifies where the host controller should get the initial data toggle on an overlay transition. 0 Ignore DT bit from incoming qTD. Host controller preserves DT bit in the queue head. 1 Initial data toggle comes from incoming qTD DT bit. Host controller replaces DT bit in the queue head from the DT bit in the qTD.

Table 48-62. Endpoint Characteristics: Queue Head Dword 1 (continued)

Bit	Description
13–12	Endpoint Speed (EPS). This is the speed of the associated endpoint. Bit combinations are: 00 Full-speed (12 Mbps) 01 Low-speed (1.5 Mbps) 10 High-speed (480 Mbps) 11 Reserved. This field must not be modified by the host controller.
11:8	**Endpoint Number (Endpt).** This 4-bit field selects the particular endpoint number on the device serving as the data source or sink.
7	**Inactivate on Next Transaction (I).** This bit is used by system software to request that the host controller set the Active bit to zero. See Section , “Rebalancing the Periodic Schedule” for full operational details. This field is only valid when the queue head is in the Periodic Schedule and the EPS field indicates a Full or Low-speed endpoint. Setting this bit to a one when the queue head is in the Asynchronous Schedule or the EPS field indicates a high-speed device yields undefined results.
6:0	**Device Address.** This field selects the specific device serving as the data source or sink.

Table 48-63. Endpoint Capabilities: Queue Head Dword 2

Bit	Description
31:30	**High-Bandwidth Pipe Multiplier (Mult).** This field is a multiplier used to key the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. The host controller makes the simplifying assumption that software properly initializes this field (regardless of location of queue head in the schedules or other run time parameters). The valid values are: ValueMeaning 00b Reserved. A zero in this field yields undefined results. 01b One transaction to be issued for this endpoint per microframe 10b Two transactions to be issued for this endpoint per microframe 11b Three transactions to be issued for this endpoint per microframe
29:23	**Port Number.** This field is ignored by the host controller unless the *EPS* field indicates a full- or low-speed device. The value is the port number identifier on the USB 2.0 Hub (for hub at device address *Hub Addr* below), below which the full- or low-speed device associated with this endpoint is attached. This information is used in the split-transaction protocol.
22:16	**Hub Addr.** This field is ignored by the host controller unless the *EPS* field indicates a full-or low-speed device. The value is the USB device address of the USB 2.0 Hub below which the full- or low-speed device associated with this endpoint is attached. This field is used in the split-transaction protocol.

Table 48-63. Endpoint Capabilities: Queue Head Dword 2 (continued)

Bit	Description
15:8	**Split Completion Mask (μFrame C-Mask).** This field is ignored by the host controller unless the *EPS* field indicates this device is a low- or full-speed device and this queue head is in the periodic list. This field (along with the *Active* and *SplitX-state* fields) is used to determine during which microframes the host controller should execute a complete-split transaction. When the criteria for using this field are met, a zero value in this field has undefined behavior. This field is used by the host controller to match against the three low-order bits of the FRINDEX register. If the FRINDEX register bits decode to a position where the μ*Frame C- Mask* field is a one, then this queue head is a candidate for transaction execution. There may be more than one bit in this mask set.
7:0	**Interrupt Schedule Mask (μFrame S-mask).** This field is used for all endpoint speeds. Software should set this field to a zero when the queue head is on the asynchronous schedule. A non-zero value in this field indicates an interrupt endpoint. The host controller uses the value of the three low-order bits of the FRINDEX register as an index into a bit position in this bit vector. If the μ*Frame S-mask* field has a one at the indexed bit position then this queue head is a candidate for transaction execution. If the *EPS* field indicates the endpoint is a high-speed endpoint, then the transaction executed is determined by the *PID_Code* field contained in the execution area. This field is also used to support split transaction types: Interrupt (IN/OUT). This condition is true when this field is non-zero and the *EPS* field indicates this is either a full- or low-speed device. A zero value in this field, in combination with existing in the periodic frame list has undefined results.

48.4.2.6.2 Transfer Overlay

The nine dwords in this area represent a *transaction working space* for the host controller. The general operational model is that the host controller can detect whether the overlay area contains a description of an active transfer. If it does not contain an active transfer, then it follows the *Queue Head Horizontal Link Pointer* to the next queue head. The host controller will never follow the *Next Transfer Queue Element or Alternate Queue Element* pointers unless it is actively attempting to advance the queue. For the duration of the transfer, the host controller keeps the incremental status of the transfer in the overlay area. When the transfer is complete, the results are written back to the original queue element.

The dword3 of a Queue Head contains a pointer to the source qTD currently associated with the overlay. The host controller uses this pointer to write back the overlay area into the source qTD after the transfer is complete.

Table 48-64. Current qTD Link Pointer

Bit	Description
31:5	**Current Element Transaction Descriptor Link Pointer.** This field contains the address Of the current transaction being processed in this queue and corresponds to memory address signals [31:5], respectively.
4:0	**Reserved (R).** These bits are ignored by the host controller when using the value as an address to write data. The actual value may vary depending on the usage.

The dwords 4-11 of a queue head are the transaction overlay area. This area has the same base structure as a Queue Element Transfer Descriptor. The queue head utilizes the reserved fields of the page pointers to implement tracking the state of split transactions.

This area is characterized as an *overlay* because when the queue is advanced to the next queue element, the source queue element is *merged* onto this area. This area serves an execution cache for the transfer.

Table 48-65. Host-Controller Rules for Bits in Overlay (Dwords 5, 6, 8 and 9)

Dword	Bit	Description
5	4:1	**Nak Counter (NakCnt)μRW**. This field is a counter the host controller decrements whenever a transaction for the endpoint associated with this queue head results in a Nak or Nyet response. This counter is reloaded from *RL* before a transaction is executed during the first pass of the reclamation list (relative to an Asynchronous List Restart condition). It is also loaded from RL during an overlay.
6	31	**Data Toggle.** The *Data Toggle Control* controls whether the host controller preserves this bit when an overlay operation is performed.
6	15	**Interrupt On Complete (IOC).** The IOC control bit is always inherited from the source qTD when the overlay operation is performed.
6	11:10	**Error Counter (C_ERR).** This two-bit field is copied from the qTD during the overlay and written back during queue advancement.
6	0	**Ping State (P)/ERR.** If the *EPS* field indicates a high-speed endpoint, then this field should be preserved during the overlay operation.
8	7:0	**Split-transaction Complete-split Progress (C-prog-mask).** This field is initialized to zero during any overlay. This field is used to track the progress of an interrupt split-transaction.
9	4:0	**Split-transaction Frame Tag (Frame Tag).** This field is initialized to zero during any overlay. This field is used to track the progress of an interrupt split-transaction.
9	11:5	**S-bytes.** Software must ensure that the *S-bytes* field in a *qTD* is zero before activating the *qTD*. This field is used to keep track of the number of bytes sent or received during an IN or OUT split transaction.

48.4.2.7 Periodic Frame Span Traversal Node (FSTN)

This data structure is to be used only for managing Full- and Low-speed transactions that span a Host-frame boundary. See section Host Controller Operational Model for FSTNs for full operational details. Software must not use an FSTN in the Asynchronous Schedule. An FSTN in the Asynchronous schedule results in undefined behavior. Software must not use the FSTN feature with a host controller whose HCIVERSION register indicates a revision implementation below 0x0096. FSTNs are not defined for implementations before 0x0096 and their use will yield undefined results.



Figure 48-54. Frame Span Traversal Node Structure Layout

48.4.2.7.1 FSTN Normal Path Pointer

The first dword of an FSTN contains a link pointer to the next schedule object. This object can be of any valid periodic schedule data type.

Table 48-66. FSTN First Dword Fields Description

Bits	Description
31–5	Normal Path Link Pointer (NPLP). This field contains the address of the next data object to be processed in the periodic list and corresponds to memory address signals [31:5], respectively.
4–3	Reserved. These bits must be written as 0s.
2–1	QH/(s)iTD/FSTN Select (TYP). This field indicates to the Host Controller whether the item referenced is a iTD/siTD, a QH or an FSTN. This allows the Host Controller to perform the proper type of processing on the item after it is fetched. 00 iTD (isochronous transfer descriptor) 01 QH (queue head) 10 siTD (split transaction isochronous transfer descriptor) 11 FSTN (Frame Span Traversal Node)
0	Terminate (T). 0 Link Pointer is valid. 1 Link Pointer field is not valid.

48.4.2.7.2 FSTN Back Path Link Pointer

The second dword of an FTSN node contains a link pointer to a queue head. If the T bit in this pointer is a zero, then this FSTN is a *Save-Place* indicator. Its TYP field must be set by software to indicate the target data structure is a queue head. If the T bit in this pointer is set to 1, then this FSTN is the *Restore* indicator. When the T bit is 1, the host controller ignores the TYP field.

Table 48-67. FSTN Second Dword Field Descriptions

Bits	Description
31:5	**Back Path Link Pointer (BPLP).** This field contains the address of a Queue Head. This field corresponds to memory address signals [31:5], respectively.
4:3	**Reserved.** These bits must be written as 0s.
2:1	**TYP.** Software must ensure this field is set to indicate the target data structure is a Queue Head. Any other value in this field yields undefined results.
0	**Terminate (T).** 1=Link Pointer field is not valid (i.e. the host controller must not use bits [31:5] (in combination with the CTRLDSSEGMENT register if applicable) as a valid memory address). This value also indicates that this FSTN is a Restore indicator. 0=Link Pointer is valid (i.e. the host controller may use bits [31:5] (in combination with the CTRLDSSEGMENT register if applicable) as a valid memory address). This value also indicates that this FSTN is a Save-Place indicator.

48.4.3 Host Operational Model

The general operational model is for the enhanced interface host controller hardware and enhanced interface host controller driver (generally referred to as system software). Each significant operational

feature of the EHCI host controller is discussed in a separate section. Each section presents the operational model requirements for the host controller hardware. Where appropriate, recommended system software operational models for features are also presented.

48.4.3.1 Host Controller Initialization

When the system boots, the host controller is enumerated, assigned a base address for the register space and BIOS sets the FLADJ register to a system-specific value. After initial power-on or software reset (by setting the RST bit in the USBCMD register, all of the operational registers are set at their default values, as illustrated in Table 48-68. After a hardware reset, only the operational registers not contained in the auxiliary power well will be at their default values.

Table 48-68. Default Values of Operational Register Space

Operational Register	Default Value (after Reset)
USBCMD	0x0008_0B00[
USBSTS	0x0000_1000
USBINTR	0x0000_0000
FRINDEX	0x0000_0000
CTRLDSSEGMENT	0x0000_0000
PERIODICLISTBASE	Undefined
ASYNCLISTADDR	Undefined
CONFIGFLAG	0x0000_0001
PORTSC	0x0000_2000 (if PPC = 1, HCSPARAMS register) 0x0000_3000 (if PPC = 0, HCSPARAMS register)

In order to initialize the host controller, software should perform the following steps

- Program the CTRLDSSEGMENT register with 4-Gigabyte segment where all of the interface data structures are allocated.
- Write the appropriate value to the USBINTR register to enable the appropriate interrupts.
- Write the base address of the Periodic Frame List to the PERIODICLIST BASE register. If there are no work items in the periodic schedule, all elements of the Periodic Frame List should have their *T-Bits* set to a one.
- Write the USBCMD register to set the desired interrupt threshold, frame list size (if applicable) and turn the host controller *ON* via setting the *Run/Stop* bit.
- Write a 1 to CONFIGFLAG register to route all ports to the EHCI controller.

At this point, the host controller is up and running and the port registers will begin reporting device connects, etc. System software can enumerate a port through the reset process (where the port is in the enabled state). At this point, the port is active with SOFs occurring down the enabled port enabled High-speed ports, but the schedules have not yet been enabled. The EHCI Host controller will not transmit SOFs to enabled Full- or Low-speed ports. In order to communicate with devices via the asynchronous schedule, system software must write the ASYNDLISTADDR register with the address of a control or

bulk queue head. Software must then enable the asynchronous schedule by writing a one to the *Asynchronous Schedule Enable* bit in the USBCMD register. In order to communicate with devices via the periodic schedule, system software must enable the periodic schedule by writing a one to the *Periodic Schedule Enable* bit in the USBCMD register. Note that the schedules can be turned on before the first port is reset (and enabled).

Any time the USBCMD register is written, system software must ensure the appropriate bits are preserved, depending on the intended operation.

48.4.3.2 Port Routing and Control

A USB 2.0 Host controller is comprised of one high-speed host controller, which implements the EHCI programming interface and 0 to N USB 1.1 companion host controllers. Companion host controllers (cHCs) may be implementations of either universal or open host controller specifications. This configuration is used to deliver the required full USB 2.0-defined port capability; e.g. Low-, Full-, and High-speed capability for every port. Figure 48-55 illustrates a simple block diagram of the port routing logic and its relationship to the high-speed and companion host controllers within a USB 2.0 host controller.



Figure 48-55. Example USB 2.0 Host Controller Port Routing Block Diagram

There exists one transceiver per physical port and each host controller module has its own port status and control registers. The EHCI controller has port status and control registers for every port. Each companion host controller has only the port control and status registers it is required to operate. Each transceiver can be controlled by either the EHCI host controller or one companion host controller. Routing logic lies between the transceiver and the port status and control registers.

NOTE

The USB Controllers on i.MX parts neither support nor require companion controllers to support full and low speed devices. Therefore, no port routing is present in the controller. Please refer to the Section 48.4.4.1, "Embedded Transaction Translator Function" for details.

The port routing logic is controlled from signals originating in the EHCI host controller. The EHCI host controller has a *global* routing policy control field and per-port *ownership* control fields. The *Configured Flag* (*CF*) bit is the global routing policy control. At power-on or reset, the default routing policy is to the companion controllers (if they exist). If the system does not include a driver for the EHCI host controller and the host controller includes companion controllers, then the ports will still work in full- and low-speed mode (assuming the system includes a driver for the companion controllers). In general, when the EHCI owns the ports, the companion host controllers' port registers do not see a connect indication from the transceiver. Similarly, when a companion host controller owns a port, the EHCI controller's port registers do not see a connect indication from the transceiver. The details on the rules for the port routing logic are described in the following sections. The USB 2.0 host controller must be implemented as a multi-function PCI device if the implementation includes companion controllers. The companion host controllers' function numbers must be less than the EHCI host controller function number. The EHCI host controller must be a larger function number with respect to the companion host controllers associated with this EHCI host controller. If a PCI device implementation contains only an EHCI controller (i.e. no companion controllers or other PCI functions), then the EHCI host controller must be function zero, in accordance with the PCI Specification. The *N_CC* field in the Structural Parameter register (HCSPARAMS) indicates whether the controller implementation includes companion host controllers. When *N_CC* has a non-zero value there exists companion host controllers. If N_CC has a value of zero, then the host controller implementation does not include companion host controllers. If the host controller root ports are exposed to attachment of full- or low-speed devices, the ports will always fail the high-speed chirp during reset and the ports will not be enabled. System software can notify the user of the illegal condition. This type of implementation requires a USB 2.0 hub be connected to a root port to provide full and low-speed device connectivity.

System software uses information in the host controller capability registers to determine how the ports are routed to the companion host controllers. See Section 48.4.1.4.3, "Host Control Structural Parameters Register (HCSPARAMS)".

48.4.3.2.1 Port Routing Control via EHCI *Configured* (*CF*) Bit

Each port in the USB 2.0 host controller can be routed either to a single companion host controller or to the EHCI host controller. The port routing logic is controlled by two mechanisms in the EHCI HC: a host controller global flag and per-port control. The *Configured Flag* (*CF*) bit is used to globally set the policy of the routing logic. Each port register has a *Port Owner* control bit which allows the EHCI Driver to explicitly control the routing of individual ports. Whenever the *CF bit* transitions from a zero to a one (this transition is only available under program control) the port routing unconditionally routes all of the port registers to the EHCI HC (all *Port Owner* bits go to zero). While the *CF-bit* is a one, the EHCI Driver can control individual ports' routing via the *Port Owner* control bit. Likewise, whenever the *CF bit* transitions from a one to a zero (as a result of AUX power application, setting the RST bit in the USB command register, or software writing a zero to CF-bit), the port routing unconditionally routes all of the port

registers to the appropriate companion HC. The default value for the EHCI HC's *CF bit* (after AUX power application or setting RST to 1) is zero. Table 48-56 summarizes the default routing for all the ports, based on the value of the EHCI HC's CF bit.

The *view* of the port depends on the current owner. A Universal or Open companion host controller will see port register bits consistent with the appropriate specification. Port bit definitions that are required for EHCI host controllers are not visible to companion host controllers.

Figure 48-56. Default Port Routing Depending on EHCI HC CF Bit

HC CF Bit Setting	Default Port Ownership	Explanation
0	Companion HCs	The companion host controllers own the ports and only Full- and Low-speed devices are supported in the system. The exact port assignments are implementation dependent. The ports behave only as Full- and Low-speed ports in this configuration
1	EHCI HC	The EHCI host controller has default ownership over all of the ports. The routing logic inhibits device connect events from reaching the companion HCs' port status and control registers when the port owner is the EHCI HC.The EHCI HC has access to the additional port status and control bits defined in this specification (see Section 48.4.1.6.14, "Port Status Control x Registers (PORTSCx, x = 1…8)"). The EHCI HC can temporarily release control of the port to a companion HC by setting the PortOwner bit in the PORTSC register to a one.

48.4.3.2.2 Port Routing Control via *PortOwner* and Disconnect Event

Manipulating the port routing via the CF-bit is an extreme process and not intended to be used during normal operation. The normal mode of port ownership transferal is on the granularity of individual ports using the Port Owner bit in the EHCI HC's PORTSC register (for handoffs from EHCI to companion host controllers). Individual port ownership is returned to the EHCI controller when the port registers a device disconnect. When the disconnect is detected, the port routing logic immediately returns the port ownership to the EHCI controller. The companion host controller port register detects the device disconnect and operates normally.

Under normal operating conditions (assuming all HC drivers loaded and operational and the EHCI CF-bit is set to a one), the typical port enumeration sequence proceeds as illustrated below:

- Initial condition is that EHCI is port owner. A device is connected causing the port to detect a connect, set the port connect change bit and issue a port-change interrupt (if enabled).
- EHCI Driver identifies the port with the new connect change bit asserted and sends a change report to the hub driver. Hub driver issues a GetPortStatus() request and identifies the connect change. It then issues a request to clear the connect change, followed by a request to reset and enable the port.
- When the EHCI Driver receives the request to reset and enable the port, it first checks the value reported by the *LineStatus* bits in the PORTSC register. If they indicate the attached device is a full-speed device (e.g. D+ is asserted), then the EHCI Driver sets the *PortReset* control bit to a one (and sets the *PortEnable* bit to a zero) which begins the reset-process. Software times the duration of the reset, then terminates reset signaling by writing a zero to the port reset bit. The reset process is actually complete when software reads a zero in the *PortReset* bit. The EHCI Driver checks the PortOwner bit in the PORTSC register. If set to a one, the connected device is a high-speed device and EHCI Driver (root hub emulator) issues a change report to the hub driver and the hub driver continues to enumerate the attached device.

- At the time the EHCI Driver receives the port reset and enable request the *LineStatus* bits might indicate a low-speed device. Additionally, when the port reset process is complete, the *PortEnable* field may indicate that a full-speed device is attached. In either case the EHCI driver sets the PortOwner bit in the PORTSC register to a one to release port ownership to a companion host controller.
- When the EHCI Driver sets *PortOwner* bit to a one, the port routing logic makes the connection state of the transceiver available to the companion host controller port register and removes the connection state from the EHCI HC port. The EHCI PORTSC register observes and reports a disconnect event via the disconnect change bit. The EHCI Driver detects the connection status change (either by polling or by port change interrupt) and then sends a change report to the hub driver. When the hub driver requests that port-state, the EHCI Driver responds with a reset complete change set to a one, a connect change set to a one and a connect status set to a zero. This information is derived directly from the EHCI port register. This will allow the hub driver to assume the device was disconnected during reset. It will acknowledge the change bits and wait for the next change event. While the EHCI controller does not own the port, it simply remains in a state where the port reports no device connected. The device-connect evaluation circuitry of the companion HC activates and detects the device, the companion Driver detects the connection and enumerates the port.

When a port is routed to a companion HC, it remains under the control of the companion HC until the device is disconnected from the root port (ignoring for now the scenario where EHCI's *CF-bit* transitions from a 1b to a 0b). When a disconnect occurs, the disconnect event is detected by both the companion HC port control and the EHCI port ownership control. On the event, the port ownership is returned immediately to the EHCI controller. The companion HC stack detects the disconnect and acknowledges as it would in an ordinary standalone implementation. Subsequent connects will be detected by the EHCI port register and the process will repeat.

48.4.3.2.3 Example Port Routing State Machine

Figure 48-57 illustrates an example of how the port ownership should be managed. The following sections describe the entry conditions to each state.



Figure 48-57. Port Owner Handoff State Machine

EHCI HC Owner

Entry to this state occurs whenever one of the following events occur:

- When the EHCI HC's *Configure Flag* (*CF*) bit in the CONFIGFLAG register transitions from a zero to a one. This signals the fact that the system has a host controller driver for the EHCI HC and that all ports in the USB 2.0 host controller must default route to the EHCI controller.
- When the port is owned by a companion HC and the device is disconnected from the port. The EHCI port routing control logic is notified of the disconnect, and returns port routing to the EHCI controller. The connection state of the companion HC goes immediately to the disconnected state (with appropriate side effect to connect change, enable and enable change). The companion HC driver will acknowledge the disconnect by setting the connect status change bit to a zero. This allows the companion HC's driver to interact with the port completely through the disconnect process.
- When system software writes a zero to the *PortOwner* bit in the PORTSC register. This allows software to take ownership of a port from a companion host controller. When this occurs, the routing logic to the companion HC effectively signals a disconnect to the companion HC's port status and control register.

Companion HC Owner

Entry to this state occurs whenever one of the following events occur:

- When the *Port Owner* field transitions from a zero to a one.
- When the HS-mode HC's *Configure Flag* (*CF*) is equal to zero.

On entry to this state, the routing logic allows the companion HC port register to detect a device connect. Normal port enumeration proceeds.

48.4.3.2.4 Port Power

The Port Power Control (PPC) bit in the HCSPARAMS register indicates whether the USB 2.0 host controller has port power control (See Section 48.4.1.4.3, "Host Control Structural Parameters Register (HCSPARAMS)"). When this bit is a zero, then the host controller does not support software control of port power switches. When in this configuration, the port power is always available and the companion host controllers must implement functionality consistent with port power always on. When the PPC bit is set to one, then the host controller implementation includes port power switches. Each available switch has an output enable, which is denoted as Port Power Enable (PPE). PPE is controlled based on the states of the PPC bit, EHCI Configured (CF) bit and individual Port Power (PP) bits. Table 48-69 summarizes the PPE behavior.

Table 48-69. Port Power Enable Control Rules

CF	CHC[1] (PP)	EHC[2] (PP)	Owner	PPE[3]	Description
0	0	*n*	CHC	0	When the EHCI controller has not been configured, the port is owned by the companion host controller. When the companion HC's port power select is off, then the port power is off.

Table 48-69. Port Power Enable Control Rules (continued)

0	1	*n*	CHC	1	Similar to previous entry. When the companion HC's port power select is on, then the port power is on.
1	0	0	CHC	0	Port owner has port power turned off, the power to port is off.
1	0	0	EHC	0	Port owner has port power turned off, the power to port is off.
1	0	1	EHC	1	Port owner has port power on, so power to port is on.
1	0	1	CHC	1	If either HC has port power turned on, the power to the port is on.
1	1	0	EHC	1	If either HC has port power turned on, the power to the port is on.
1	1	0	CHC	1	Port owner has port power on, so power to port is on.
1	1	1	CHC	1	Port owner has port power on, so power to port is on.
1	1	1	EHC	1	Port owner has port power on, so power to port is on.

[1] CHC (Companion Host Controller)

[2] EHC (EHCI Host Controller)

[3] PPE (Port Power Enable). This bit actually turns on the port power switch (if one exists)

48.4.3.2.5 Port Reporting Over-Current

Host controllers are by definition power providers on USB. Whether the ports are considered high- or low-powered is a platform implementation issue. Each EHCI PORTSC register has an over-current status and over-current change bit. The functionality of these bits is specified in the USB Specification Revision 2.0.

The over current detection and limiting logic usually resides outside the host controller logic. This logic may be associated with one or more ports. When this logic detects an over-current condition it is made available to both the companion and EHCI ports. The effect of an over-current status on a companion host controller port is beyond the scope of this document. The over-current condition effects the following bits in the PORTSC register on the EHCI port:

- Over-current Active bits are set to one. When the over-current condition goes away, the Over-current Active bit transitions from 1 to 0.
- Over-current Change bits are set to1. On every transition of the Over-current Active bit the host controller will set the Over-current Change bit to 1. Software clears the Over-current Change bit by writing 1 to this bit.
- Port Enabled/Disabled bit is cleared. When this change bit gets set to 1, then the Port Change Detect bit in the USBSTS register is set to1.
- Port Power (PP) bits may optionally be cleared. There is no requirement in USB that a power provider shut off power in an over-current condition. It is sufficient to limit the current and leave power applied. When the Over-current Change bit transitions from 0 to 1, the host controller also sets the Port Change Detect bit in the USBSTS register to 1. In addition, if the Port Change Interrupt Enable bit in the USBINTR register is set to 1, then the host controller issues an interrupt to the system. See Table 48-70 for summary behavior for over-current detection when the host controller is halted (suspended from a device component point of view).

48.4.3.3 Suspend/Resume

The EHCI host controller provides an equivalent suspend and resume model as that defined for individual ports in a USB 2.0 Hub. Control mechanisms are provided to allow system software to suspend and resume individual ports. The mechanisms allow the individual ports to be resumed completely via software initiation. Other control mechanisms are provided to parameterize the host controller's response (or sensitivity) to external resume events. In this discussion, host-initiated, or software initiated resumes are called Resume Events/Actions. Bus-initiated resume events are called wakeup events. The classes of wakeup events are:

- Remote-wakeup enabled device asserts resume signaling. In similar kind to USB 2.0 Hubs, EHCI controllers must always respond to explicit device resume signaling and wake up the system (if necessary).
- Port connect and disconnect and over-current events. Sensitivity to these events can be turned on or off by using the per-port control bits in the PORTSC registers.

Selective suspend is a feature supported by every PORTSC register. It is used to place specific ports into a suspend mode. This feature is used as a functional component for implementing the appropriate power management policy implemented in a particular operating system. When system software intends to suspend the entire bus, it should selectively suspend all enabled ports, then shut off the host controller by setting the *Run/Stop* bit in the USBCMD register to a zero. The EHCI module can then be placed into a lower device state via the PCI power management interface (See Appendix A, Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 0.95, November 2000, Intel Corporation. http://www.intel.com).

When a wake event occurs the system will resume operation and system software will eventually set the *Run/Stop* bit to a one and resume the suspended ports. Software must not set the *Run/Stop* bit to a one until it is confirmed that the clock to the host controller is stable. This is usually confirmed in a system implementation in that all of the clocks in the system are stable before the CPU is restarted. So, by definition, if software is running, clocks in the system are stable and the *Run/Stop* bit in the USBCMD register can be set to a one. There are also minimum system software delays defined in the PCI Power Management Specification. See this specification for more information.

48.4.3.3.1 Port Suspend/Resume

System software places individual ports into suspend mode by writing a one into the appropriate PORTSC *Suspend* bit. Software must only set the *Suspend* bit when the port is in the enabled state (*Port Enabled* bit is a one) and the EHCI is the port owner (*Port Owner* bit is a zero).

The host controller may evaluate the *Suspend* bit immediately or wait until a microframe or frame boundary occurs. If evaluated immediately, the port is not suspended until the current transaction (if one is executing) completes. Therefore, there may be several microframes of activity on the port until the host controller evaluates the *Suspend* bit. The host controller must evaluate the *Suspend* bit at least every frame boundary.

System software can initiate a resume on a selectively suspended port by writing a one to the *Force Port Resume* bit. Software should not attempt to resume a port unless the port reports that it is in the suspended state (see Section 48.4.1.6.14, “Port Status Control x Registers (PORTSCx, x = 1…8)”). If system software

sets *Force Port Resume* bit to a one when the port is not in the suspended state, the resulting behavior is undefined. In order to assure proper USB device operation, software must wait for at least 10 milliseconds after a port indicates that it is suspended (*Suspend* bit is a one) before initiating a port resume via the *Force Port Resume* bit. When *Force Port Resume* bit is a one, the host controller sends resume signaling down the port. System software times the duration of the resume (nominally 20 milliseconds) then sets the *Force Port Resume* bit to a zero. When the host controller receives the write to transition *Force Port Resume* to zero, it completes the resume sequence as defined in the USB specification, and sets both the *Force Port Resume* and *Suspend* bits to zero. Software-initiated port resumes do not affect the *Port Change Detect* bit in the USBSTS register nor do they cause an interrupt if the *Port Change Interrupt Enable* bit in the USBINTR register is a one. An external USB event may also initiate a resume. The wake events are defined above. When a wake event occurs on a suspended port, the resume signaling is detected by the port and the resume is reflected downstream within 100 μsec. The port's *Force Port Resume* bit is set to a one and the *Port Change Detect* bit in the USBSTS register is set to a one. If the *Port Change Interrupt Enable* bit in the USBINTR register is a one the host controller will issue a hardware interrupt.

System software observes the resume event on the port, delays a port resume time (nominally 20 msec), then terminates the resume sequence by writing zero to the *Force Port Resume* bit in the port. The host controller receives the write of zero to *Force Port Resume*, terminates the resume sequence and sets *Force Port Resume* and *Suspend* port bits to zero. Software can determine that the port is enabled (not suspended) by sampling the PORTSC register and observing that the *Suspend* and *Force Port Resume* bits are zero. Software must ensure that the host controller is running (that is, the *HCHalted* bit in the USBSTS register is a zero), before terminating a resume by writing a zero to a port's *Force Port Resume* bit. If *HCHalted* is a one when *Force Port Resume* is set to a zero, then SOFs will not occur down the enabled port and the device will return to suspend mode in a maximum of 10 milliseconds.

Table 48-70 summarizes the wakeup events. Whenever a resume event is detected, the *Port Change Detect* bit in the USBSTS register is set to a one. If the *Port Change Interrupt Enable* bit is a one in the USBINTR register, the host controller will also generate an interrupt on the resume event. Software acknowledges the resume event interrupt by clearing the *Port Change Detect* status bit in the USBSTS register.

Table 48-70. Behavior During Wakeup Events

Port Status and Signaling Type	Signaled Port Response	Device State	
		D0	not D0
Port disabled, resume K-State received	No Effect	N/A	N/A
Port suspended, Resume K-State received	Resume reflected downstream on signaled port. Force Port Resume status bit in PORTSC register is set to a one. Port Change Detect bit in USBSTS register set to a one.	[1], [2]	[2]
Port is enabled, disabled or suspended, and the port's WKDSCNNT_E bit is a one. A disconnect is detected.	Depending in the initial port state, the PORTSC Connected Enable status bits are set to zero, and the Connect Change status bit is set to a one. Port Change Detect bit in the USBSTS register is set to a one.	[1], [2]	[2]
Port is enabled, disabled or suspended, and the port's WKDSCNNT_E bit is a zero. A disconnect is detected.	Depending on the initial port state, the PORTSC Connect and Enable status bits are set to zero, and the Connect Change status bit is set to a one. Port Change Detect bit in the USBSTS register is set to a one.	[1], [3]	[3]

Table 48-70. Behavior During Wakeup Events (continued)

Port is not connected and the port's WKCNNT_E bit is a one. A connect is detected.	PORTSC Connect Status and Connect Status Change bits are set to a one. Port Change Detect bit in the USBSTS register is set to a one.	[1], [2]	[2]
Port is not connected and the port's WKCNNT_E bit is a zero. A connect is detected.	PORTSC Connect Status and Connect Status Change bits are set to a one. Port Change Detect bit in the USBSTS register is set to a one.	[1], [3]	[3]
Port is connected and the port's WKOC_E bit is a one. An over-current condition occurs.	PORTSC Over-current Active, Over-current Change bits are set to a one. If Port Enable/Disable bit is a one, it is set to a zero. Port Change Detect bit in the USBSTS register is set to a one	[1], [2]	[2]
Port is connected and the port's WKOC_E bit is a zero. An over-current condition occurs.	PORTSC Over-current Active, Over-current Change bits are set to a one. If Port Enable/Disable bit is a one, it is set to a zero. Port Change Detect bit in the USBSTS register is set to a one.	[1], [3]	[3]

[1] Hardware interrupt issued if Port Change Interrupt Enable bit in the USBINTR register is a one.
[2] PME# asserted if enabled (Note: PME Status must always be set to a one).
[3] PME# not asserted.

48.4.3.4 Schedule Traversal Rules

The host controller executes transactions for devices using a simple, shared-memory schedule. The schedule is comprised of a few data structures, organized into two distinct lists. The data structures are designed to provide the maximum flexibility required by USB, minimize memory traffic and hardware / software complexity.

System software maintains two schedules for the host controller: a periodic schedule and an asynchronous schedule. The root of the periodic schedule is the PERIODICLISTBASE register (see Section 48.4.1.6.6, “Host Controller Frame List Base Address Register (PERIODICLISTBASE) and USB Device Address Register (DEVICEADDR)). The PERIODICLISTBASE register is the physical memory base address of the periodic frame list. The periodic frame list is an array of physical memory pointers. The objects referenced from the frame list must be valid schedule data structures as defined in Host Data Structure. In each microframe, if the periodic schedule is enabled (see Section , “Periodic Scheduling Threshold”) then the host controller must execute from the periodic schedule before executing from the asynchronous schedule. It will only execute from the asynchronous schedule after it encounters the end of the periodic schedule. The host controller traverses the periodic schedule by constructing an array offset reference from the PERIODICLISTBASE and the FRINDEX registers (see Figure 48-58). It fetches the element and begins traversing the graph of linked schedule data structures.

The end of the periodic schedule is identified by a *next* link pointer of a schedule data structure having its *T-bit* set to a one. When the host controller encounters a *T-Bit* set to a one during a horizontal traversal of the periodic list, it interprets this as an End-Of-Periodic-List mark. This causes the host controller to cease working on the periodic schedule and transitions immediately to traversing the asynchronous schedule. Once this transition is made, the host controller executes from the asynchronous schedule until the end of the microframe.



Figure 48-58. Derivation of Pointer into Frame List Array

When the host controller determines that it is time to execute from the asynchronous list, it uses the operational register *ASYNCLISTADDR* to access the asynchronous schedule, see Figure 48-59.



Figure 48-59. General Format of Asynchronous Schedule List

The *ASYNCLISTADDR* register contains a physical memory pointer to the *next* queue head. When the host controller makes a transition to executing the asynchronous schedule, it begins by reading the queue head referenced by the *ASYNCLISTADDR* register. Software must set queue head *horizontal* pointer *T-bits* to a zero for queue heads in the asynchronous schedule. See Section 48.4.3.8, “Asynchronous Schedule” for complete operational details.

48.4.3.4.1 Example—Preserving Microframe Integrity

One of the requirements of a USB host controller is to maintain *Frame Integrity*. This means that the HC must preserve the microframe boundaries. For example: SOF packets must be generated on time (within the specified allowable jitter), and High-speed EOF1,2 thresholds must be enforced. The end of microframe timing points EOF1 and EOF2 are clearly defined in the USB Specification Revision 2.0. One

implication of this responsibility is that the HC must ensure that it does not start transactions that will not be completed before the end of the microframe. More precisely, no transactions should be started by the host controller, which cannot be completed in their entirety before the EOF1 point. In order to enforce this rule, the host controller must check each transaction before it starts to ensure that it will complete before the end of the microframe.

So, what exactly needs to be involved in this check? Fundamentally, the transaction data payload, plus bit stuffing, plus transaction overhead must be taken into consideration. It is possible to be extremely accurate on how much time the next transaction will take. Take OUTs for an example. The host controller must fetch all of the OUT data from memory in order to send it onto the USB bus. A host controller implementation could pre-fetch *all* of the OUT data, and pre-compute the actual number of bits in the token and data packets. In addition, the system knows the depth of the target endpoint, so it could closely estimate turnaround time for handshake. In addition, the host controller knows the size of a handshake packet. Pre-computing effects of bit stuffing and summing up the other overhead numbers could allow the host controller to know exactly whether there was enough bus time, before EOF1 to complete the OUT transaction. To accomplish this particular approach takes an inordinate amount of time and hardware complexity.

The alternative is to make a reasonable guess whether the next transaction can be started. An example approximation algorithm is described below. This example algorithm relies on the EHCI policy that periodic transactions are scheduled first in the microframe. It is a reasonable assumption that software will never over-commit the microframe to periodic transactions greater than the specification allowable 80%. In the available remaining 20% bandwidth, the host controller has some ability (in this example) to decide whether or not to execute a transaction. The result of this algorithm is that sometimes, under some circumstances a transaction will not be executed that *could* have been executed. However, under all circumstances, a transaction will never be started unless there is enough time in the frame to complete the transaction.

Transaction Fit—A Best-Fit Approximation Algorithm

A curve is calculated which represents the *latest* start time for every packet size, at which software will schedule the start of a periodic transaction. This curve is the 80% bandwidth curve. Another curve is calculated which is the absolute, latest permitted start time for every packet size. This curve represents the absolute latest time, that a transaction of each packet size can be started and completed, in the microframe. A plot of these two curves is illustrated in Figure 48-60. The plot Y-axis represents the number of byte-times left in a frame.

The space between the *80%* and the *Last Start* plots is bandwidth reclamation area. In this algorithm the host controller may skip transactions during this time if it is prudent.

The Best-Fit Approximation method plots a function ($f(x)$) between the 80% and *Last Start* curves. The function $f(x)$ adds a constant to every transaction's maximum packet size and the result compared with the number of bytes left in the frame. The constant represents an approximation of the effects of bit stuffing and protocol overhead. The host controller starts transactions whose results land *above* the function curve. The host controller will not start transactions whose results land below the function curve.



Figure 48-60. Best Fit Approximation

The *LastStart* line was calculated in this example to assume the absolute worst-case bus overhead per transaction. The particular transaction used was a start-split, zero-length OUT transaction with a handshake. Summaries of the component parts are listed in Table 48-71. The component times were derived from the protocol timings defined in the USB Specification Revision 2.0.

Table 48-71. Example Worse-Case Transaction Timing Components

Component	Bit time	Byte Time	Explanation
Split Token	76	9.5	Split token as defined in USB core specification. Includes sync, token, eop….
Host IPG	88	11	Number of bit times required between consecutive host packets.
Token	67	8.375	Token as defined in USB core specification. Includes sync, token, eop…
Host IPG	88	11	Same as above
Data Packet (0 data bytes)	66.7	8.34	Zero-length data packet. Includes sync, PID, crc16, eop…
Turnaround time	721	90.125	Time for packet initiator (Host) to see the beginning of a response to a transmitted packet.
Handshake packet	48	6	Handshake packet as defined in USB core specification. Includes sync, PID, eop…
		144	**Total**

The exact details of the function (f(x)) are up to the particular implementation. However, it should be obvious that the goal is to minimize the area under the curve between the approximation function and the

Last Start curve, without dipping below the *LastStart* line, while at the same time keeping the check as simple as possible for hardware implementation. The f(x) in Figure 48-60 was constructed using the following pseudo-code test on each transaction size data point. This algorithm assumes that the host controller keeps track of the remaining bits in the frame.

```
Algorithm CheckTransactionWillFit (MaximumPacketSize, HC_BytesLeftInFrame)
Begin
        Local Temp = MaximumPacketSize + 192
        Local rvalue = TRUE

        If MaximumPacketSize >= 128 then
                Temp += 128
        End If

        If Temp > HC_BytesLeftInFrame then
                Rvalue = FALSE
        End If
        Return rvalue
End
```

This algorithm takes two inputs, the current maximum packet size of the transaction and a hardware counter of the number of bytes left in the current microframe. It unconditionally adds a simple constant of 192 to the maximum packet size to account for a first-order effect of transaction overhead and bit stuffing. If the transaction size is greater than or equal to 128 bytes, then an additional constant of 128 is added to the running sum to account for the additional worst-case bit stuffing of payloads larger than 128. An inflection point was inserted at 128 because the *f*(*x*) plot was getting *close* to the *LastStart* line.

48.4.3.5 Periodic Schedule Frame Boundaries versus Bus Frame Boundaries

The USB Specification Revision 2.0 requires that the frame boundaries (SOF frame number changes) of the high-speed bus and the full- and low-speed bus(s) below USB 2.0 Hubs be strictly aligned. Super-imposed on this requirement is that USB 2.0 Hubs manage full- and low-speed transactions via a microframe pipeline (see start- (SS) and complete- (CS) splits illustrated in Figure 48-61). A simple, direct projection of the frame boundary model into the host controller interface schedule architecture creates tension (complexity for both hardware and software) between the frame boundaries and the scheduling mechanisms required to service the full- and low-speed transaction translator periodic pipelines.



Figure 48-61. Frame Boundary Relationship between HS bus and FS/LS Bus

The simple projection, as Figure 48-62 illustrates, introduces frame-boundary wrap conditions for scheduling on both the beginning and end of a frame. In order to reduce the complexity for hardware and software, the host controller is required to implement a one microframe phase shift for its view of frame boundaries. The phase shift eliminates the beginning of frame and frame-wrap scheduling boundary conditions.

The implementation of this phase shift requires that the host controller use one register value for accessing the periodic frame list and another value for the frame number value included in the SOF token. These two values are separate, but tightly coupled. The periodic frame list is accessed via the Frame List Index Register (FRINDEX) documented in Section 48.4.1.6.4, “USB Frame Index Register (FRINDEX),” and initially illustrated in Section 48.4.3.4, “Schedule Traversal Rules”. Bits FRINDEX[2:0], represent the microframe number. The SOF value is coupled to the value of FRINDEX[13:3]. Both FRINDEX[13:3] and the SOF value are increment based on FRINDEX[2:0]. It is required that the SOF value be delayed from the FRINDEX value by one microframe. The one microframe delay yields host controller periodic schedule and bus frame boundary relationship as illustrated in Figure 48-62. This adjustment allows software to trivially schedule the periodic start and complete-split transactions for full-and low-speed periodic endpoints, using the natural alignment of the periodic schedule interface. The reasons for selecting this phase-shift are beyond the scope of this specification.

Figure 48-62 illustrates how periodic schedule data structures relate to schedule frame boundaries and bus frame boundaries. To aid the presentation, two terms are defined. The host controller's view of the 1-millisecond boundaries is called *H-Frames*. The high-speed bus's view of the 1-millisecond boundaries is called *B-Frames*.



Figure 48-62. Relationship of Periodic Schedule Frame Boundaries to Bus Frame Boundaries

H-Frame boundaries for the host controller correspond to increments of FRINDEX[13:3]. Microframe numbers for the *H-Frame* are tracked by FRINDEX[2:0]. *B-Frame* boundaries are visible on the high-speed bus via changes in the SOF token's frame number. Microframe numbers on the high-speed bus are only derived from the SOF token's frame number (i.e. the high-speed bus will see eight SOFs with the same frame number value). *H-Frames* and *B-Frames* have the fixed relationship (i.e. *B-Frames* lag *H-Frames* by one microframe time) illustrated in Figure 48-62 . The host controller's periodic schedule is naturally aligned to *H-Frames*. Software schedules transactions for full- and low-speed periodic endpoints relative the *H-Frames*. The result is these transactions execute on the high-speed bus at exactly the right time for the USB 2.0 Hub periodic pipeline. As described in Section 48.4.1.6.4, "USB Frame Index Register (FRINDEX)," the SOF Value can be implemented as a shadow register (in this example, called SOFV), which lags the FRINDEX register bits [13:3] by one microframe count. Table 48-72 illustrates the required relationship between the value of FRINDEX and the value of SOFV. This lag behavior can be accomplished by incrementing FRINDEX[13:3] based on carry-out on the 7 to 0 increment of FRINDEX[2:0] and incrementing SOFV based on the transition of 0 to 1 of FRINDEX[2:0].

Software is allowed to write to FRINDEX. Section 48.4.1.6.4, "USB Frame Index Register (FRINDEX)" provides the requirements that software should adhere when writing a new value in FRINDEX.

Table 48-72. Operation of FRINDEX and SOFV (SOF Value Register)

Current			Next		
FRINDEX[F]	SOFV	FRINDEX[mF]	FRINDEX[F]	SOFV	FRINDEX[mF]
N	N	111b	N+1	N	000b
N+1	N	000b	N+1	N+1	001b
N+1	N+1	001b	N+1	N+1	010b
N+1	N+1	010b	N+1	N+1	011b
N+1	N+1	011b	N+1	N+1	100b
N+1	N+1	100b	N+1	N+1	101b
N+1	N+1	101b	N+1	N+1	110b
N+1	N+1	110b	N+1	N+1	111b

Where [F] = [13:3]; [μF] = [2:0]

48.4.3.6 Periodic Schedule

The periodic schedule traversal is enabled or disabled via the *Periodic Schedule Enable* bit in the USBCMD register. If the *Periodic Schedule Enable* bit is set to a zero, then the host controller simply does not try to access the periodic frame list via the *PERIODICLISTBASE* register. Likewise, when the *Periodic Schedule Enable* bit is a one, then the host controller does use the *PERIODICLISTBASE* register to traverse the periodic schedule. The host controller will not react to modifications to the *Periodic Schedule Enable* immediately. In order to eliminate conflicts with split transactions, the host controller evaluates the *Periodic Schedule Enable* bit only when FRINDEX[2:0] is zero. System software must not disable the periodic schedule if the schedule contains an active split transaction work item that spans the 000b microframe. These work items must be removed from the schedule before the *Periodic Schedule Enable*

bit is written to a zero. The *Periodic Schedule Status* bit in the USBSTS register indicates status of the periodic schedule. System software enables (or disables) the periodic schedule by writing a one (or zero) to the *Periodic Schedule Enable* bit in the USBCMD register. Software then can poll the *Periodic Schedule Status* bit to determine when the periodic schedule has made the desired transition. Software must not modify the *Periodic Schedule Enable* bit unless the value of the *Periodic Schedule Enable* bit equals that of the *Periodic Schedule Status* bit.

The periodic schedule is used to manage all isochronous and interrupt transfer streams. The base of the periodic schedule is the periodic frame list. Software links schedule data structures to the periodic frame list to produce a graph of scheduled data structures. The graph represents an appropriate sequence of transactions on the USB. Figure 48-63 illustrates isochronous transfers (using iTDs and siTDs) with a period of one are linked directly to the periodic frame list. Interrupt transfers (are managed with queue heads) and isochronous streams with periods other than one are linked following the period-one iTD/siTDs. Interrupt queue heads are linked into the frame list ordered by poll rate. Longer poll rates are linked first (e.g. closest to the periodic frame list), followed by shorter poll rates, with queue heads with a poll rate of one, on the very end.



Figure 48-63. Example Periodic Schedule

48.4.3.7 Managing Isochronous Transfers Using iTDs

The structure of an iTD is presented in Isochronous (High-Speed) Transfer Descriptor (iTD). There are four distinct sections to an iTD:

- The first field is the *Next Link Pointer.* This field is for schedule linkage purposes only;
- Transaction description array. This area is an eight-element array. Each element represents control and status information for one microframe's worth of transactions for a single high-speed isochronous endpoint.
- The buffer page pointer array is a 7-element array of physical memory pointers to data buffers. These are 4K aligned pointers to physical memory.

- Endpoint capabilities. This area utilizes the unused low-order 12 bits of the buffer page pointer array. The fields in this area are used across all transactions executed for this iTD, including endpoint addressing, transfer direction, maximum packet size and high-bandwidth multiplier.

48.4.3.7.1 Host Controller Operational Model for iTDs

The host controller uses FRINDEX register bits [12:3] to index into the periodic frame list. This means that the host controller visits each frame list element eight consecutive times before incrementing to the next periodic frame list element. Each iTD contains eight transaction descriptions, which map directly to FRINDEX register bits [2:0]. Each iTD can span 8 microframes worth of transactions. When the host controller fetches an iTD, it uses FRINDEX register bits [2:0] to index into the transaction description array. If the *active* bit in the *Status* field of the indexed transaction description is set to zero, the host controller ignores the iTD and follows the *Next* pointer to the next schedule data structure.

When the indexed *active* bit is a one the host controller continues to parse the iTD. It stores the indexed transaction description and the general endpoint information (device address, endpoint number, maximum packet size, etc.). It also uses the *Page Select (PG)* field to index the *buffer pointer* array, storing the selected *buffer pointer* and the next sequential *buffer pointer*. For example, if *PG* field is a 0, then the host controller will store Page 0 and Page 1.

The host controller constructs a physical data buffer address by concatenating the current buffer pointer (as selected using the current transaction description's *PG* field) and the transaction description's *Transaction Offset* field. The host controller uses the endpoint addressing information and *I/O-bit* to execute a transaction to the appropriate endpoint. When the transaction is complete, the host controller clears the active bit and writes back any additional status information to the *Status* field in the currently selected transaction description.

The data buffer associated with the iTD must be virtually contiguous memory. Seven page pointers are provided to support eight high-bandwidth transactions regardless of the starting packet's offset alignment into the first page. A starting buffer pointer (physical memory address) is constructed by concatenating the page pointer (example: page 0 pointer) selected by the active transaction descriptions' *PG* (example value: 00B) field with the transaction offset field. As the transaction moves data, the host controller must detect when an increment of the current buffer pointer will cross a page boundary. When this occurs the host controller simply replaces the current buffer pointer's page portion with the next page pointer (example: page 1 pointer) and continues to move data. The size of each bus transaction is determined by the value in the *Maximum Packet Size* field. An iTD supports high-bandwidth pipes via the *Mult* (multiplier) field. When the *Mult* field is 1, 2, or 3, the host controller executes the specified number of *Maximum Packet* sized bus transactions for the endpoint in the current microframe. In other words, the *Mult* field represents a transaction count for the endpoint in the current microframe. If the *Mult* field is zero, the operation of the host controller is undefined. The transfer description is used to service all transactions indicated by the *Mult* field.

For OUT transfers, the value of the *Transaction X Length* field represents the total bytes to be sent during the microframe. The *Mult* field must be set by software to be consistent with *Transaction X Length* and *Maximum Packet Size*. The host controller will send the bytes in *Maximum Packet Size'*ed portions. After each transaction, the host controller decrements it's local copy of *Transaction X Length* by *Maximum Packet Size*. The number of bytes the host controller sends is always *Maximum Packet Size* or *Transaction X Length*, whichever is less. The host controller advances the transfer state in the transfer description,

updates the appropriate record in the iTD and moves to the next schedule data structure. The maximum sized transaction supported is 3 x 1024 bytes.

For IN transfers, the host controller issues *Mult* transactions. It is assumed that software has properly initialized the iTD to accommodate all of the possible data. During each IN transaction, the host controller must use *Maximum Packet Size* to detect packet babble errors. The host controller keeps the sum of bytes received in the *Transaction X Length* field. After all transactions for the endpoint have completed for the microframe, *Transaction X Length* contains the total bytes received. If the final value of *Transaction X Length* is less than the value of *Maximum Packet Size*, then less data than was allowed for was received from the associated endpoint. This *short packet* condition does not set the *USBINT* bit in the USBSTS register to a one. The host controller will not detect this condition. If the device sends more than *Transaction X Length* or *Maximum Packet Size* bytes (whichever is less), then the host controller will set the *Babble Detected* bit to a one and set the *Active* bit to a zero. Note, that the host controller is not required to update the iTD field *Transaction X Length* in this error scenario. If the *Mult* field is greater than one, then the host controller will automatically execute the value of *Mult* transactions. The host controller will not execute all *Mult* transactions if:

- The endpoint is an OUT and *Transaction X Length* goes to zero before all the *Mult* transactions have executed (ran out of data), or
- The endpoint is an IN and the endpoint delivers a short packet, or an error occurs on a transaction before *Mult* transactions have been executed. The end of microframe may occur before all of the transaction opportunities have been executed. When this happens, the transfer state of the transfer description is advanced to reflect the progress that was made, the result written back to the iTD and the host controller proceeds to processing the next microframe. See Appendix D for a table summary of the host controller required behavior for all the high-bandwidth transaction cases.

48.4.3.7.2 Software Operational Model for iTDs

A client buffer request to an isochronous endpoint may span 1 to N microframes. When N is larger than one, system software may have to use multiple iTDs to read or write data with the buffer (if N is larger than eight, it must use more than one iTD).

Figure 48-64 illustrates the simple model of how a client buffer is mapped by system software to the periodic schedule (i.e. the periodic frame list and a set of iTDs). On the right is the client description of its request. The description includes a buffer base address plus additional annotations to identify which portions of the buffer should be used with each bus transaction. In the middle is the iTD data structures used by the system software to service the client request. Each iTD can be initialized to service up to 24 transactions, organized into eight groups of up to three transactions each. Each group maps to one microframe's worth of transactions. The EHCI controller does not provide per-transaction results within a microframe. It treats the per-microframe transactions as a single logical transfer. On the left is the host controller’s frame list. System software establishes references from the appropriate locations in the frame list to each of the appropriate iTDs. If the buffer is large, then system software can use a small set of iTDs to service the entire buffer. System software can activate the transaction description records (contained in each iTD) in any pattern required for the particular data stream.



Figure 48-64. Example Association of iTDs to Client Request Buffer

As noted above, the client request includes a pointer to the base of the buffer and offsets into the buffer to annotate which buffer sections are to be used on each bus transaction that occurs on this endpoint. System software must initialize each transaction description in an iTD to ensure it uses the correct portion of the client buffer. For example, for each transaction description, the *PG* field is set to index the correct physical buffer page pointer and the *Transaction Offset* field is set relative to the correct buffer pointer page (e.g. the same one referenced by the *PG* field). When the host controller executes a transaction it selects a transaction description record based on FRINDEX[2:0]. It then uses the current *Page Buffer Pointer* (as selected by the *PG* field) and concatenates to the *transaction offset* field. The result is a starting buffer address for the transaction. As the host controller moves data for the transaction, it must watch for a page wrap condition and properly advance to the next available *Page Buffer Pointer*. System software must not use the Page 6 buffer pointer in a transaction description where the length of the transfer will wrap a page boundary. Doing so will yield undefined behavior. The host controller hardware is not required to 'alias' the page selector to page zero. USB 2.0 isochronous endpoints can specify a period greater than one. Software can achieve the appropriate scheduling by linking iTDs into the appropriate frames (relative to the frame list) and by setting appropriate transaction description elements active bits to a one.

Periodic Scheduling Threshold

The *Isochronous Scheduling Threshold* field in the HCCPARAMS capability register is an indicator to system software as to how the host controller pre-fetches and effectively caches schedule data structures. It is used by system software when adding isochronous work items to the periodic schedule. The value of this field indicates to system software the minimum distance it can update isochronous data (relative to the

current location of the host controller execution in the periodic list) and still have the host controller process them.

The iTD and siTD data structures each describe 8 microframes worth of transactions. The host controller is allowed to cache one (or more) of these data structures in order to reduce memory traffic. There are three basic caching models that account for the fact the isochronous data structures span 8 microframes. The three caching models are: no caching, microframe caching and frame caching.

When software is adding new isochronous transactions to the schedule, it always performs a read of the FRINDEX register to determine the current frame and microframe the host controller is currently executing. Of course, there is no information about where in the microframe the host controller is, so a constant uncertainty-factor of one microframe has to be assumed. Combining the knowledge of where the host controller is executing with the knowledge of the caching model allows the definition of simple algorithms for how closely software can reliably work to the executing host controller.

No caching is indicated with a value of zero in the *Isochronous Scheduling Threshold* field. The host controller may pre-fetch data structures during a periodic schedule traversal (per microframe) but will always dump any accumulated schedule state at the end of the microframe. At the appropriate time relative to the beginning of every microframe, the host controller always begins schedule traversal from the frame list. Software can use the value of the FRINDEX register (plus the constant 1 uncertainty-factor) to determine the approximate position of the executing host controller. When no caching is selected, software can add an isochronous transaction as near as 2 microframes in front of the current executing position of the host controller.

Frame caching is indicated with a non-zero value in bit [7] of the *Isochronous Scheduling Threshold* field. In the frame-caching model, system software assumes that the host controller caches one (or more) isochronous data structures for an entire frame (8 microframes). Software uses the value of the FRINDEX register (plus the constant 1 uncertainty) to determine the *current* microframe/frame (assume modulo 8 arithmetic in adding the constant 1 to the microframe number). For any current frame N, if the current microframe is 0 to 6, then software can safely add isochronous transactions to Frame N + 1. If the current microframe is 7, then software can add isochronous transactions to Frame N + 2.

Microframe caching is indicated with a non-zero value in the least-significant 3 bits of the *Isochronous Scheduling Threshold* field. System software assumes the host controller caches one or more periodic data structures for the number of microframes indicated in the *Isochronous Scheduling Threshold* field. For example, if the count value were 2, then the host controller keeps a *window* of 2 microframes worth of state (current microframe, plus the next) on-chip. On each microframe boundary, the host controller releases the current microframe state and begins accumulating the next microframe state.

48.4.3.8 Asynchronous Schedule

The Asynchronous schedule traversal is enabled or disabled via the *Asynchronous Schedule Enable* bit in the USBCMD register. If the *Asynchronous Schedule Enable* bit is set to a zero, then the host controller simply does not try to access the asynchronous schedule via the *ASYNCLISTADDR* register. Likewise, when the *Asynchronous Schedule Enable* bit is a one, then the host controller does use the *ASYNCLISTADDR* register to traverse the asynchronous schedule. Modifications to the *Asynchronous Schedule Enable* bit are not necessarily immediate. Rather the new value of the bit will only be taken into

consideration the next time the host controller needs to use the value of the *ASYNCLISTADDR* register to get the next queue head.

The *Asynchronous Schedule Status* bit in the USBSTS register indicates status of the asynchronous schedule. System software enables (or disables) the asynchronous schedule by writing a one (or zero) to the *Asynchronous Schedule Enable* bit in the USBCMD register. Software then can poll the *Asynchronous Schedule Status* bit to determine when the asynchronous schedule has made the desired transition. Software must not modify the *Asynchronous Schedule Enable* bit unless the value of the *Asynchronous Schedule Enable* bit equals that of the *Asynchronous Schedule Status* bit.

The asynchronous schedule is used to manage all Control and Bulk transfers. Control and Bulk transfers are managed using queue head data structures. The asynchronous schedule is based at the *ASYNCLISTADDR* register. The default value of the *ASYNCLISTADDR* register after reset is undefined and the schedule is disabled when the *Asynchronous Schedule Enable* bit is a zero.

Software may only write this register with defined results when the schedule is disabled. e.g. *Asynchronous Schedule Enable* bit in the USBCMD and the *Asynchronous Schedule Status* bit in the USBSTS register are zero. System software enables execution from the asynchronous schedule by writing a valid memory address (of a queue head) into this register. Then software enables the asynchronous schedule by setting the *Asynchronous Schedule Enable* bit is set to one. The asynchronous schedule is actually enabled when the *Asynchronous Schedule Status* bit is a one.

When the host controller begins servicing the asynchronous schedule, it begins by using the value of the *ASYNCLISTADDR* register. It reads the first referenced data structure and begins executing transactions and traversing the linked list as appropriate. When the host controller “completes” processing the asynchronous schedule, it retains the value of the last accessed queue head's horizontal pointer in the *ASYNCLISTADDR* register. Next time the asynchronous schedule is accessed, this is the first data structure that will be serviced. This provides round-robin fairness for processing the asynchronous schedule.

A host controller “completes” processing the asynchronous schedule when one of the following events occur:

- The end of a microframe occurs.
- The host controller detects an empty list condition (see Section 48.4.3.8.3, “Empty Asynchronous Schedule Detection”)
- The schedule has been disabled via the *Asynchronous Schedule Enable* bit in the USBCMD register.

The queue heads in the asynchronous list are linked into a simple circular list as shown in Figure 48-59. Queue head data structures are the only valid data structures that may be linked into the asynchronous schedule. An isochronous transfer descriptor (iTD or siTD) in the asynchronous schedule yields undefined results.

The maximum packet size field in a queue head is sized to accommodate the use of this data structure for all non-isochronous transfer types. The USB Specification, Revision 2.0 specifies the maximum packet sizes for all transfer types and transfer speeds. System software should always parameterize the queue head data structures according to the core specification requirements.

48.4.3.8.1 Adding Queue Heads to Asynchronous Schedule

This is a software requirement section. There are two independent events for adding queue heads to the asynchronous schedule. The first is the initial activation of the asynchronous list. The second is inserting a new queue head into an activated asynchronous list.

Activation of the list is simple. System software writes the physical memory address of a queue head into the *ASYNCLISTADDR* register, then enables the list by setting the *Asynchronous Schedule Enable* bit in the USBCMD register to a one.

When inserting a queue head into an active list, software must ensure that the schedule is always coherent from the host controllers' point of view. This means that the system software must ensure that all queue head pointer fields are valid. For example qTD pointers have *T-Bit*s set to a one or reference valid qTDs and the *Horizontal Pointer* references a valid queue head data structure. The following algorithm represents the functional requirements:

```
InsertQueueHead (pQHeadCurrent, pQueueHeadNew)

        --
        -- Requirement: all inputs must be properly initialized.
        --
        -- pQHeadCurrent is a pointer to a queue head that is
        -- already in the active list
        -- pQHeadNew is a pointer to the queue head to be added
        --
        -- This algorithm links a new queue head into a existing
        -- list
        --
        pQueueHeadNew.HorizontalPointer = pQueueHeadCurrent.HorizontalPointer


        pQueueHeadCurrent.HorizontalPointer = physicalAddressOf(pQueueHeadNew)


End InsertQueueHead
```

48.4.3.8.2 Removing Queue Heads from Asynchronous Schedule

This is a software requirement section. There are two independent events for removing queue heads from the asynchronous schedule. The first is shutting down (deactivating) the asynchronous list. The second is extracting a single queue head from an activated list. Software deactivates the asynchronous schedule by setting the *Asynchronous Schedule Enable* bit in the USBCMD register to a zero. Software can determine when the list is idle when the *Asynchronous Schedule Status* bit in the USBSTS register is a zero. The normal mode of operation is that software removes queue heads from the asynchronous schedule without shutting it down. Software must not remove an active queue head from the schedule. Software should first

deactivate all active qTDs, wait for the queue head to go inactive, then remove the queue head from the asynchronous list. Software removes a queue head from the asynchronous list via the following algorithm. As illustrated, the unlinking is quite easy. Software merely must ensure all of the link pointers reachable by the host controller are kept consistent.

```
UnlinkQueueHead (pQHeadPrevious, pQueueHeadToUnlink, pQHeadNext)

        --

        -- Requirement: all inputs must be properly initialized.

        --

        -- pQHeadPrevious is a pointer to a queue head that

        -- references the queue head to remove

        -- pQHeadToUnlink is a pointer to the queue head to be

        -- removed

        -- pQheadNext is a pointer to a queue head still in the

        -- schedule. Software provides this pointer with the

        -- following strict rules:

        --      if the host software is one queue head, then

        --      pQHeadNext must be the same as

        --      QueueheadToUnlink.HorizontalPointer. If the host

        --      software is unlinking a consecutive series of

        --      queue heads, QHeadNext must be set by software to

        --      the  queue head remaining in the schedule.

        --

        -- This algorithm unlinks a queue head from a circular list

        --

        pQueueHeadPrevious.HorizontalPointer = pQueueHeadToUnlink.HorizontalPointer
pQueueHeadToUnlink.HorizontalPointer = pQHeadNext

End UnlinkQueueHead
```

If software removes the queue head with the *H-bit* set to a one, it must select another queue head still linked into the schedule and set its *H-bit* to a one. This should be completed before removing the queue head. The requirement is that software keep one queue head in the asynchronous schedule, with its *H-bit* set to a one. At the point software has removed one or more queue heads from the asynchronous schedule, it is unknown whether the host controller has a cached pointer to them. Similarly, it is unknown how long the host controller might retain the cached information, as it is implementation dependent and may be affected by the actual dynamics of the schedule load. Therefore, once software has removed a queue head from the asynchronous list, it must retain the coherency of the queue head (link pointers, etc.). It cannot disturb the

removed queue heads until it knows that the host controller does not have a local copy of a pointer to any of the removed data structures.

The method software uses to determine when it is safe to modify a removed queue head is to handshake with the host controller. The handshake mechanism allows software to remove items from the asynchronous schedule, then execute a simple, lightweight handshake that is used by software as a key that it can free (or reuse) the memory associated the data structures it has removed from the asynchronous schedule.

The handshake is implemented with three bits in the host controller. The first bit is a command bit (*Interrupt on Async Advance Doorbell* bit in the USBCMD register) that allows software to inform the host controller that something has been removed from its asynchronous schedule. The second bit is a status bit (*Interrupt on Async Advance* bit in the USBSTS register) that the host controller sets after it has released all on-chip state that may potentially reference one of the data structures just removed. When the host controller sets this status bit to a one, it also sets the command bit to a zero. The third bit is an interrupt enable (*Interrupt on Async Advance* bit in the USBINTR register) that is matched with the status bit. If the status bit is a one and the interrupt enable bit is a one, then the host controller will assert a hardware interrupt.

Figure 48-65 illustrates a general example. In this example, consecutive queue heads (B and C) are unlinked from the schedule using the algorithm above. Before the unlink operation, the host controller has a copy of queue head A.

The unlink algorithm requires that as software unlinks each queue head, the unlinked queue head is loaded with the address of a queue head that will remain in the asynchronous schedule.

When the host controller observes that doorbell bit being set to a one, it makes a note of the local reachable schedule information. In this example, the local reachable schedule information includes both queue heads (A & B). It is sufficient that the host controller can set the status bit (and clear the doorbell bit) as soon as it has traversed beyond current reachable schedule information (i.e. traversed beyond queue head (B) in this example).



Figure 48-65. Generic Queue Head Unlink Scenario

Alternatively, a host controller implementation is allowed to traverse the entire asynchronous schedule list (e.g. observed the head of the queue (twice)) before setting the *Advance on Async* status bit to a one.

Software may re-use the memory associated with the removed queue heads after it observes the *Interrupt on Async Advance* status bit is set to a one, following assertion of the doorbell. Software should acknowledge the *Interrupt on Async Advance* status as indicated in the USBSTS register, before using the doorbell handshake again.

48.4.3.8.3 Empty Asynchronous Schedule Detection

The Enhanced Host Controller Interface uses two bits to detect when the asynchronous schedule is empty. The queue head data structure (see Figure 48-53) defines an *H-bit* in the queue head, which allows software to mark a queue head as being the *head* of the reclaim list. The Enhanced Host Controller Interface also keeps a 1-bit flag in the USBSTS register (*Reclamation*) that is set to a zero when the Enhanced Interface Host Controller observes a queue head with the H-bit set to a one. The reclamation flag in the status register is set to one when any USB transaction from the asynchronous schedule is executed (or whenever the asynchronous schedule starts: see Section 48.4.3.8.5, “Asynchronous Schedule Traversal—Start Event”).

If the Enhanced Host Controller Interface ever encounters an *H-bit* of one and a *Reclamation* bit of zero, the EHCI controller simply stops traversal of the asynchronous schedule.

An example illustrating the H-bit in a schedule is illustrated in Figure 48-66.



Figure 48-66. Asynchronous Schedule List w/Annotation to Mark Head of List

Software must ensure there is at most one queue head with the *H-bit* set to a one, and that it is always coherent with respect to the schedule.

48.4.3.8.4 Restarting Asynchronous Schedule Before EOF

There are many situations where the host controller will detect an empty list *long* before the end of the microframe. It is important to remember that under many circumstances the schedule traversal has stopped due to Nak/Nyet responses from all endpoints.

An example of particular interest is when a start-split for a bulk endpoint occurs early in the microframe. Given the EHCI simple traversal rules, the complete-split for that transaction may Nak/Nyet out very quickly. If it is the only item in the schedule, then the host controller will cease traversal of the

Asynchronous schedule very early in the microframe. In order to provide reasonable service to this endpoint, the host controller should issue the complete-split before the end of the current microframe, instead of waiting until the next microframe. When the reason for host controller idling asynchronous schedule traversal is because of empty list detection, it is mandatory the host controller implement a 'waking' method to resume traversal of the asynchronous schedule. An example method is described below.

Example Method for Restarting Asynchronous Schedule Traversal

The reason for idling the host controller when the list is empty is to keep the host controller from unnecessarily occupying too much memory bandwidth. The question is: *how long should the host controller stay idle before restarting*?

The answer in this example is based on deriving a manifest constant, which is the amount of time the host controller will stay idle before restarting traversal. In this example, the manifest constant is called *AsyncSchedSleepTime*, and has a value of 10µsec. The value is derived based on the analysis in Section , "Example Derivation for AsyncSchedSleepTime". The traversal algorithm is simple:

- Traverse the Asynchronous schedule until the either an End-Of-Microframe event occurs, or an empty list is detected. If the event is an End-of-Microframe, go attempt to traverse the Periodic schedule. If the event is an empty list, then set a sleep timer and go to a *schedule sleep* state.
- When the sleep timer expires, set working context to the Asynchronous Schedule start condition and go to *schedule active* state. The start context allows the HC to reload *Nakcnt* fields, etc. so the HC has a chance to run for more than one iteration through the schedule.

This process simply repeats itself each microframe. Figure 48-67 illustrates a sample state machine to manage the active and sleep states of the Asynchronous Schedule traversal policy. There are three states: Actively traversing the Asynchronous schedule, Sleeping, and Not Active. The last two are similar in terms of interaction with the Asynchronous schedule, but the Not Active state means that the host controller is busy with the Periodic schedule or the Asynchronous schedule is not enabled. The Sleeping state is specifically a special state where the host controller is just waiting for a period of time before resuming execution of the Asynchronous schedule.



Figure 48-67. Example State Machine for Managing Asynchronous Schedule Traversal

The actions referred to in Figure 48-67 are defined in Table 48-73.

Table 48-73. Asynchronous Schedule SM Transition Actions

Action	Action Description Label
A	On detection of the empty list, the host controller sets the *AsynchronousTraversalSleepTimer* to *AsyncSchedSleepTime*.
B	When the *AsynchronousTraversalSleepTimer* expires, the host controller sets the *Reclamation* bit in the USBSTS register to a one and moves the Nak Counter reload state machine to WaitForListHead (see Section 48.4.3.9.1, “Nak Count Reload Control”).
C	The host controller cancels the sleep timer (*AsynchronousTraversalSleepTimer*).

Async Sched Not Active

This is the initial state of the traversal state machine after a host controller reset. The traversal state machine will not leave this state when the *Asynchronous Schedule Enable* bit in the USBCMD register is a zero.

This state is entered from **Async Sched Active** or **Async Sched Sleeping** states when the end-of-microframe event is detected.

Async Sched Active

This state is entered from the **Async Sched Not Active** state when the periodic schedule is not active. It is also entered from the **Async Sched Sleeping** states when the *AsynchronousTraversalSleepTimer* expires. On every transition into this state, the host controller sets the *Reclamation* bit in the USBSTS register to a one.

While in this state, the host controller will continually traverse the asynchronous schedule until either the end of microframe or an empty list condition is detected.

Async Sched Sleeping

The state is entered from the **Async Sched Active** state when a schedule empty condition is detected. On entry to this state, the host controller sets the *AsynchronousTraversalSleepTimer* to *AsyncSchedSleepTime*.

Example Derivation for *AsyncSchedSleepTime*

The derivation is based on analysis of what work the host controller could be doing next. It assumes the host controller does not keep any state about what work is possibly pending in the asynchronous schedule. The schedule could contain any mix of the possible combinations of high- full- or low-speed control and bulk requests. Table 48-74 summarizes some of the typical 'next transactions' that could be in the schedule, and the amount of time (e.g. *footprint*, or *wall clock*) the transaction will take to complete.

Table 48-74. Typical Low-/Full-speed Transaction Times

Transaction Attributes		Footprint (time)	Description
Speed	HS	11.9 ms	Maximum foot print for a worst-case, full-sized bulk data transaction.
Size	512	9.45 ms	Maximum footprint for an approximate best-case, full-sized bulk data transaction.
Type	Bulk	—	—
Speed	FS	~50 ms	Approximate typical for full-sized bulk data. An 8-byte low-speed is about 2x, or between 90 and 100 ms.
Size	64	—	—
Type	Bulk	—	—
Speed	FS	~12 ms	Approximate typical for 8-byte bulk/control (i.e. setup)
Size	8	—	—
Type	Cntrl	—	—

A *AsyncSchedSleepTime* value of 10 µs provides a reasonable relaxation of the system memory load and still provides a good level of service for the various transfer types and payload sizes. For example, say we detect an empty list after issuing a start-split for a 64-byte full-speed bulk request. Assuming this is the only thing in the list, the host controller will get the results of the full-speed transaction from the hub during the fifth complete-split request. If the full-speed transaction was an IN and it nak'd, the 10µs sleep period would allow the host controller to get the NAK results on the first complete-split.

48.4.3.8.5 Asynchronous Schedule Traversal—*Start Event*

Once the HC has *idled* itself via the empty schedule detection (Section 0), it will naturally *activate* and begin processing from the Periodic Schedule at the beginning of each microframe. In addition, it may have idled itself early in a microframe. When this occurs (idles early in the microframe) the HC must occasionally *re-activate* during the microframe and traverse the asynchronous schedule to determine whether any progress can be made. The requirements and method for this restart are described in Section 48.4.3.8.4, “Restarting Asynchronous Schedule Before EOF”. Asynchronous schedule *Start Event*s are defined to be:

- Whenever the host controller transitions from the periodic schedule to the asynchronous schedule. If the periodic schedule is disabled and the asynchronous schedule is enabled, then the beginning of the microframe is equivalent to the transition from the periodic schedule, or
- The asynchronous schedule traversal restarts from a sleeping state (see Section 48.4.3.8.4, “Restarting Asynchronous Schedule Before EOF”).

48.4.3.8.6 Reclamation Status Bit (USBSTS Register)

The operation of the empty asynchronous schedule detection feature (Section 48.4.3.8.3, “Empty Asynchronous Schedule Detection”) depends on the proper management of the *Reclamation* bit in the USBSTS register. The host controller tests for an empty schedule just after it fetches a new queue head while traversing the asynchronous schedule (See Section 48.4.3.10.1, “Fetch Queue Head”).

It is required that the host controller sets the *Reclamation* bit to a one whenever an asynchronous schedule traversal *Start Event* occurs (as documented in Section 48.4.3.8.5, “Asynchronous Schedule Traversal—Start Event). The *Reclamation* bit is also set to a one whenever the host controller executes a transaction while traversing the asynchronous schedule (see Section 48.4.3.10.3, “Execute Transaction”). The host controller sets the *Reclamation* bit to a zero whenever it finds a queue head with its *H-bit* set to a one. Software should only set a queue head's *H-bit* if the queue head is in the asynchronous schedule. If software sets the *H-bit* in an interrupt queue head to a one, the resulting behavior is undefined. The host controller may set the *Reclamation* bit to a zero when executing from the periodic schedule.

48.4.3.9 Operational Model for Nak Counter

This section describes the operational model for the *NakCnt* field defined in a queue head (see Section 48.4.6.4.1, “Queue Head Initialization”). Software should not use this feature for interrupt queue heads. This rule is not required to be enforced by the host controller.

USB protocol has built-in flow control via the Nak response by a device. There are several scenarios, beyond the Ping feature, where an endpoint may naturally Nak or Nyet the majority of the time. An example is the host controller management of the split transaction protocol for control and bulk endpoints. All bulk endpoints (High- or Full-speed) are serviced via the same asynchronous schedule. The time between the *Start-split* transaction and the first *Complete-split* transaction could be very short (i.e. like when the endpoint is the only one in the asynchronous schedule). The hub Nyets (effectively Naks) the *Complete-split* transaction until the classic transaction is complete. This could result in the host controller thrashing memory, repeatedly fetching the queue head and executing the transaction to the Hub, which will not complete until after the transaction on the classic bus completes.

There are two component fields in a queue head to support the throttling feature: a counter field (*NakCnt*), and a counter reload field (*RL*). *NakCnt* is used by the host controller as one of the criteria to determine whether or not to execute a transaction to the endpoint. There are two operational modes associated with this counter:

- **Not Used.** This mode is set when the *RL* field is zero. The host controller ignores the *NakCnt* field for any execution of transactions through a queue head with an *RL* field of zero. Software must use this selection for interrupt endpoints.
- **Nak Throttle Mode.** This mode is selected when the *RL* field is non-zero. In this mode, the value in the *NakCnt* field represents the maximum number of Nak or Nyet responses the host controller

will tolerate on each endpoint. In this mode, the HC will decrement the *NakCnt* field based on the token/handshake criteria listed in Table 48-75 The host controller must reload *NakCnt* when the endpoint successfully moves data (e.g. policy to reward device for moving data).

Table 48-75. NakCnt Field Adjustment Rules

Token	Handshake	
	Handshake NAK	NYET
IN/PING	decrement *NakCnt*	N/A (protocol error)
OUT	decrement *NakCnt*	No Action[1]Start
Split	decrement *NakCnt*	N/A (protocol error)
Complete Split	No Action	Decrement *NakCnt*

1 Recommended behavior on this response is to reload *NakCnt*

In summary, system software enables the counter by setting the reload field (*RL*) to a non-zero value. The host controller may execute a transaction if *NakCnt* is non-zero. The host controller will not execute a transaction if *NakCnt* is zero. The reload mechanism is described in detail in Section 48.4.3.9.1, “Nak Count Reload Control”.

Note that when all queue heads in the Asynchronous Schedule either exhausts all transfers or all NakCnt's go to zero, then the host controller will detect an empty Asynchronous Schedule and idle schedule traversal (see Section 48.4.3.8.5, “Asynchronous Schedule Traversal—Start Event”).

Any time the host controller begins a new traversal of the Asynchronous Schedule, a *Start Event* is assumed, see Section 48.4.3.8.5, “Asynchronous Schedule Traversal—Start Event”. Every time a Start-Event occurs, the Nak Count reload procedure is enabled.

48.4.3.9.1 Nak Count Reload Control

When the host controller reaches the *Execute Transaction* state for a queue head (meaning that it has an active operational state), it checks to determine whether the *NakCnt* field should be reloaded from *RL* (see Section 48.4.3.10.3, “Execute Transaction”). If the answer is yes, then *RL* is copied into *NakCnt*. After the reload or if the reload is not active, the host controller evaluates whether to execute the transaction.

The host controller must reload nak counters (*NakCnt* see Figure 48-53) in queue heads during the first pass through the reclamation list after an asynchronous schedule Start Event (see Section 48.4.3.8.5, “Asynchronous Schedule Traversal—Start Event” for the definition of the Start Event). The Asynchronous Schedule should have at most one queue head marked as the head (see Figure 48-66). Figure 48-68 illustrates an example state machine that satisfies the operational requirements of the host controller detecting the first pass through the Asynchronous Schedule. This state machine is maintained internal to the host controller and is only used to gate reloading of the nak counter during the queue head traversal state: **Execute Transaction** (Figure 48-68). The host controller does not perform the nak counter reload operation if the RL field (see Figure 48-53) is set to zero.



Figure 48-68. Example HC State Machine for Controlling Nak Counter Reloads

Wait for List Head

This is the initial state. The state machine enters this state from **Wait for Start Event** when a start event (as defined in Section 48.4.3.8.5, "Asynchronous Schedule Traversal—Start Event") occurs. The purpose of this state is to wait for the first observation of the head of the Asynchronous Schedule. This occurs when the host controller fetches a queue head whose *H-bit* is set to a one.

Do Reload

This state is entered from the **Wait for List Head** state when the host controller fetches a queue head with the *H-bit* set to a one. While in this state, the host controller will perform nak counter reloads for every queue head visited that has a non-zero nak reload value (*RL*) field.

Wait for Start Event

This state is entered from the *Do Reload* state when a queue head with the *H-bit* set to a one is fetched. While in this state, the host controller will not perform nak counter reloads.

48.4.3.10 Managing Control/Bulk/Interrupt Transfers via Queue Heads

This section presents an overview of how the host controller interacts with queuing data structures.

Queue heads use the Queue Element Transfer Descriptor (qTD) structure. One queue head is used to manage the data stream for one endpoint. The queue head structure contains static endpoint characteristics and capabilities. It also contains a working area from where individual bus transactions for an endpoint are executed (see Overlay area defined in Figure 48-53). Each qTD represents one or more bus transactions, which is defined in the context of this specification as a *transfer.*

The general processing model for the host controller's use of a queue head is simple:

- read a queue head,

- execute a transaction from the overlay area,
- write back the results of the transaction to the overlay area
- move to the next queue head.

If the host controller encounters errors during a transaction, the host controller will set one (or more) of the error reporting bits in the queue head's *Status* field. The *Status* field accumulates all errors encountered during the execution of a qTD (e.g. the error bits in the queue head *Status* field are 'sticky' until the transfer (qTD) has completed). This state is always written back to the source qTD when the transfer is complete. On transfer (e.g. buffer or halt conditions) boundaries, the host controller must auto-advance (without software intervention) to the next qTD. Additionally, the hardware must be able to halt the queue so no additional bus transactions will occur for the endpoint and the host controller will not advance the queue.

An example host controller operational state machine of a queue head traversal is illustrated in Figure 48-69. This state machine is a model for how a host controller should traverse a queue head. The host controller must be able to advance the queue from the *Fetch QH* state in order to avoid all hardware/software race conditions. This simple mechanism allows software to simply link qTDs to the queue head and *activate* them, then the host controller will always *find* them if/when they are reachable.



Figure 48-69. Host Controller Queue Head Traversal State Machine

This traversal state machine applies to all queue heads, regardless of transfer type or whether split transactions are required. The following sections describe each state. Each state description describes the entry criteria. The **Execute Transaction** state (Section 48.4.3.10.3, “Execute Transaction”) describes the basic requirements for all endpoints. Section 48.4.3.12.1, “Split Transactions for Asynchronous Transfers” and Section 48.4.3.12.2, “Split Transaction Interrupt” describe details of the required extensions to the **Execute Transaction** state for endpoints requiring split transactions.

Note: Prior to software placing a queue head into either the periodic or asynchronous list, software must ensure the queue head is properly initialized. Minimally, the queue head should be initialized to the following (see Section 48.4.2.6, “Queue Head” for layout of a queue head):

- Valid static endpoint state
- For the very first use of a queue head, software may zero-out the queue head transfer overlay, then set the *Next qTD Pointer* field value to reference a valid qTD.

48.4.3.10.1 Fetch Queue Head

A queue head can be referenced from the physical address stored in the ASYNCLISTADDR Register (Section 48.4.1.6.7, “Host Controller Next Asynchronous Address Register (ASYNCLISTADDR) and Device Controller Endpoint List Address Register (ENDPOINTLISTADDR)”. Additionally, it may be referenced from the *Next Link Pointer* field of an iTD, siTD, FSTN or another queue head. If the referencing link pointer has the TYP field set to indicate a queue head, it is assumed to reference a queue head structure as defined in Figure 48-53.

While in this state, the host controller performs operations to implement empty schedule detection (Section 48.4.3.8.3, “Empty Asynchronous Schedule Detection”) and Nak Counter reloads (Section 48.4.3.9, “Operational Model for Nak Counter). After the queue head has been fetched, the host controller conducts the following queries for empty schedule detection:

- If queue head is not an interrupt queue head (i.e. *S-mask* is a zero), and
- The *H-bit* is a one, and
- The *Reclamation* bit in the USBSTS register is a zero.

When these criteria are met, the host controller will stop traversing the asynchronous list (as described in Section 48.4.3.8.3, “Empty Asynchronous Schedule Detection”). When the criteria are not met, the host controller continues schedule traversal. If the queue head is not an interrupt and the *H-bit* is a one and the *Reclamation* bit is a one, then the host controller sets the *Reclamation* bit in the USBSTS register to a zero before completing this state. The operations for reloading of the Nak Counter are described in detail in Section 48.4.3.9, “Operational Model for Nak Counter”.

This state is complete when the queue head has been read on-chip.

48.4.3.10.2 Advance Queue

To advance the queue, the host controller must find the next qTD, adjust pointers, perform the overlay and write back the results to the queue head.

This state is entered from the **FetchQHD** state if the overlay *Active* and *Halt* bits are set to zero. On entry to this state, the host controller determines which next pointer to use to fetch a qTD, fetches a qTD and

determines whether or not to perform an overlay. Note that if the *I-bit* is a one and the *Active* bit is a zero, the host controller immediately skips processing of this queue head, exits this state and uses the horizontal pointer to the next schedule data structure. If the field *Bytes to Transfer* is not zero and the *T-bit* in the *Alternate Next qTD Pointer* is set to zero, then the host controller uses the *Alternate Next qTD Pointer.* Otherwise, the host controller uses the *Next qTD Pointer.* If *Next qTD Pointer*'s *T-bit* is set to a one, then the host controller exits this state and uses the horizontal pointer to the next schedule data structure.

Using the selected pointer the host controller fetches the referenced qTD. If the fetched qTD has it's *Active* bit set to a one, the host controller moves the pointer value used to reach the qTD (*Next* or *Alternate Next*) to the *Current qTD Pointer* field, then performs the overlay. If the fetched qTD has its *Active* bit set to a zero, the host controller aborts the queue advance and follows the queue head's horizontal pointer to the next schedule data structure. The host controller performs the overlay based on the following rules:

- The value of the data toggle (*dt*) field in the overlay area depends on the value of the *data toggle control* (*dtc*) bit (see Table 48-62).
- If the *EPS* field indicates the endpoint is a high-speed endpoint, the *Ping* state field is preserved by the host controller. The value of this field is not changed as a result of the overlay.
- *C-prog-mask* field is set to zero (field from incoming qTD is ignored, as is the current contents of the overlay area).
- *Frame Tag* field is set to zero (field from incoming qTD is ignored, as is the current contents of the overlay area).
- *NakCnt* field in the overlay area is loaded from the *RL* field in the queue head's Static Endpoint State.
- All other areas of the overlay are set by the incoming qTD.

The host controller exits this state when it has committed the write to the queue head.

48.4.3.10.3 Execute Transaction

The host controller enters this state from the **Fetch Queue Head** state only if the *Active* bit in *Status* field of the queue head is set to a one.

On entry to this state, the host controller executes a few pre-operations, then checks some pre-condition criteria before committing to executing a transaction for the queue head.

The pre-operations performed and the pre-condition criteria depend on whether the queue head is an interrupt endpoint. The host controller can determine that a queue head is an interrupt queue head when the queue head's *S-mask* field contains a non-zero value. It is the responsibility of software to ensure the *S-mask* field is appropriately initialized based on the transfer type. There are other criteria that must be met if the *EPS* field indicates that the endpoint is a low- or full-speed endpoint, see Section 48.4.3.12.1, "Split Transactions for Asynchronous Transfers" and Section 48.4.3.12.2, "Split Transaction Interrupt".

Interrupt Transfer Pre-condition Criteria

If the queue head is for an interrupt endpoint (e.g. non-zero *S-mask* field), then the FRINDEX[2:0] field must identify a bit in the *S-mask* field that has a one in it. For example, an *S-mask* value of 00100000b would evaluate to true only when FRINDEX[2:0] is equal to 101b. If this condition is met then the host controller considers this queue head for a transaction**.**

Asynchronous Transfer Pre-operations and Pre-condition Criteria

If the queue head is not for an interrupt endpoint (e.g. a zero *S-mask* field), then the host controller performs one pre-operation and then evaluates one pre-condition criteria: The pre-operation is:

Checks the Nak counter reload state (Section 48.4.3.9, “Operational Model for Nak Counter”). It may be necessary for the host controller to reload the Nak Counter field. The reload is performed at this time.

The pre-condition evaluated is:

- Whether or not the *NakCnt* field has been reloaded, the host controller checks the value of the *NakCnt* field in the queue head. If *NakCnt* is non-zero, or if the *Reload Nak Counter* field is zero, then the host controller considers this queue head for a transaction.

Transfer Type Independent Pre-operations

Regardless of the transfer type, the host controller always performs at least one pre-operation and evaluates one pre-condition. The pre-operation is:

- A host controller internal transaction (down) counter *qHTransactionCounter* is loaded from the queue head’s *Mult* field. A host controller implementation is allowed to ignore this for queue heads on the asynchronous list. It is mandatory for interrupt queue heads. Software should ensure that the *Mult* field is set appropriately for the transfer type.

The pre-conditions evaluated are:

- The host controller determines whether there is enough time in the microframe to complete this transaction (see Section , “Transaction Fit—A Best-Fit Approximation Algorithm” for an example evaluation method). If there is not enough time to complete the transaction, the host controller exits this state.
- If the value of *qHTransactionCounter* for an interrupt endpoint is zero, then the host controller exits this state.

When the pre-operations are complete and pre-conditions are met, the host controller sets the *Reclamation* bit in the USBSTS register to a one and then begins executing one or more transactions using the endpoint information in the queue head. The host controller iterates *qHTransactionCounter* times in this state executing transactions. After each transaction is executed, *qHTransactionCounter* is decremented by one. The host controller will exit this state when one of the following events occurs:

- The *qHTransactionCounter* decrements to zero, or
- The endpoint responds to the transaction with any handshake other than an ACK,[4] or
- The transaction experiences a transaction error, or
- The *Active* bit in the queue head goes to a zero, or
- There is not enough time in the microframe left to execute the next transaction (see Section , “Transaction Fit—A Best-Fit Approximation Algorithm” for an example method for implementing the frame boundary test).

[4] Note that for a high-bandwidth interrupt OUT endpoint, the host controller may optionally immediately retry the transaction if it fails.

The results of each transaction is recorded in the on-chip overlay area. If data was successfully moved during the transaction, the transfer state in the overlay area is advanced. To advance queue head's transfer state, the *Total Bytes to Transfer* field is decremented by the number of bytes moved in the transaction, the data toggle bit (*dt*) is toggled, the current page offset is advanced to the next appropriate value (e.g. advanced by the number of bytes successfully moved), and the *C_Page* field is updated to the appropriate value (if necessary). See Section 48.4.3.10.6, "Buffer Pointer List Use for Data Streaming with qTDs".

Note that the *Total Bytes To Transfer* field may be zero when all the other criteria for executing a transaction are met. When this occurs, the host controller will execute a zero-length transaction to the endpoint. If the *PID_Code* field indicates an IN transaction and the device delivers data, the host controller will detect a packet babble condition, set the *babble* and *halted* bits in the *Status* field, set the *Active* bit to a zero, write back the results to the source qTD, then exit this state.

In the event an IN token receives a data PID mismatch response, the host controller must ignore the received data (e.g. not advance the transfer state for the bytes received). Additionally, if the endpoint is an interrupt IN, then the host controller must record that the transaction occurred (e.g. decrement *qHTransactionCounter*). It is recommended (but not required) the host controller continue executing transactions for this endpoint if the resultant value of *qHTransactionCounter* is greater than one.

If the response to the IN bus transaction is a Nak (or Nyet) and *RL* is non-zero, *NakCnt* is decremented by one. If *RL* is zero, then no write-back by the host controller is required (for a transaction receiving a Nak or Nyet response and the value of *CErr* did not change). Software should set the *RL* field to zero if the queue head is an interrupt endpoint. Host controller hardware is not required to enforce this rule or operation.

After the transaction has finished and the host controller has completed the post processing of the results (advancing the transfer state and possibly *NakCnt*, the host controller writes back the results of the transaction to the queue head's overlay area in main memory.

The number of bytes moved during an IN transaction depends on how much data the device endpoint delivers. The maximum number of bytes a device can send is *Maximum Packet Size*. The number of bytes moved during an OUT transaction is either *Maximum Packet Length* bytes or *Total Bytes to Transfer*, whichever is less.

If there was a transaction error during the transaction, the transfer state (as defined above) is not advanced by the host controller. The *CErr* field is decremented by one and the status field is updated to reflect the type of error observed. Transaction errors are summarized in Section , "Transaction Error".

The following events will cause the host controller to clear the *Active* bit in the queue head's overlay status field. When the *Active* bit transitions from a one to a zero, the transfer in the overlay is considered complete. The reason for the transfer completion (clearing the *Active* bit) determines the next state.

- *CErr* field decrements to zero. When this occurs the *Halted* bit is set to a one and *Active* is set to a zero. This results in the hardware not advancing the queue and the pipe halts. Software must intercede to recover.
- The device responds to the transaction with a STALL PID. When this occurs, the *Halted* bit is set to a one and the *Active* bit is set to a zero. This results in the hardware not advancing the queue and the pipe halts. Software must intercede to recover.

- The *Total Bytes to Transfer* field is zero after the transaction completes. Note that for a zero length transaction, it was zero before the transaction was started. When this condition occurs, the *Active* bit is set to zero.
- The PID code is an IN, and the number of bytes moved during the transaction is less than the *Maximum Packet Length*. When this occurs, the *Active* bit is set to zero and a short packet condition exists. The short-packet condition is detected during the **Advance Queue** state. See Section 48.4.3.12, “Split Transactions” for additional rules for managing low- and full-speed transactions.

With the exception of a NAK response (when *RL* field is zero), the host controller always writes the results of the transaction back to the overlay area in main memory. This includes when the transfer completes. For a high-speed endpoint, the queue head information written back includes minimally the following fields: The *PID Code* field indicates an IN and the device sends more than the expected number of bytes (e.g. *Maximum Packet Length* or *Total Bytes to Transfer* bytes, whichever is less) (e.g. a packet babble). This results in the host controller setting the *Halted* bit to a one.

- NakCnt, dt, Total Bytes to Transfer, C_Page, Status, CERR, and Current Offset

For a low- or full-speed device the queue head information written back also includes the fields:

- C-prog-mask, FrameTag and S-bytes.

The duration of this state depends on the time it takes to complete the transaction(s) and the status write to the overlay is committed.

Halting a Queue Head

A halted endpoint is defined only for the transfer types that are managed via queue heads (control, bulk and interrupt). The following events indicate that the endpoint has reached a condition where no more activity can occur without intervention from the driver:

- An endpoint may return a STALL handshake during a transaction,
- A transaction had three consecutive error conditions, or
- A Packet Babble error occurs on the endpoint.

When any of these events occur (for a queue head) the Host Controller halts the queue head and set the USBERRINT status bit in the USBSTS register to a one. To halt the queue head, the *Active* bit is set to a zero and the *Halted* bit is set to a one. There may be other error status bits that are set when a queue is halted. The host controller always writes back the overlay area to the source qTD when the transfer is complete, regardless of the reason (normal completion, short packet or halt). The host controller will not advance the transfer state on a transaction that results in a *Halt* condition (e.g. no updates necessary for *Total Bytes to Transfer*, *C_Page*, *Current Offset*, and *dt*). The host controller must update *CErr* as appropriate. When a queue head is halted, the *USB Error Interrupt* bit in the USBSTS register is set to a one. If the *USB Error Interrupt Enable* bit in the USBINTR register is set to a one, a hardware interrupt is generated at the next interrupt threshold.

Asynchronous Schedule Park Mode

Asynchronous Schedule Park mode is a special execution mode that can be enabled by system software, where the host controller is permitted to execute more than one bus transaction from a high-speed queue

head in the Asynchronous schedule before continuing horizontal traversal of the Asynchronous schedule. This feature has no effect on queue heads or other data structures in the Periodic schedule. This feature is similar in intent as the *Mult* feature that is used in the Periodic schedule. Where-as the *Mult* feature is a characteristic that is tunable for each endpoint; park-mode is a policy that is applied to all high-speed queue heads in the asynchronous schedule. It is essentially the specification of an iterator for consecutive bus transactions to the same endpoint. All of the rules for managing bus transactions and the results of those as defined in Section 48.4.3.10.3, "Execute Transaction" apply. This feature merely specifies how many consecutive times the host controller is permitted to execute from the same queue head before moving to the next queue head in the Asynchronous List. This feature should allow the host controller to attain better bus utilization for those devices that are capable of moving data at maximum rate, while at the same time providing a fair service to all endpoints.

A host controller exports its capability to support this feature to system software by setting the *Asynchronous Schedule Park Capability* bit in the HCCPARAMs register to a one. This information keys system software that the *Asynchronous Schedule Park Mode Enable* and *Asynchronous Schedule Park Mode Count* fields in the USBCMD register are modifiable. System software enables the feature by writing a one to the *Asynchronous Schedule Park Mode Enable* bit.

When park-mode is not enabled (e.g. *Asynchronous Schedule Park Mode Enable* bit in the USBCMD register is a zero), the host controller must not execute more than one bus transaction per high-speed queue head, per traversal of the asynchronous schedule. When park-mode is enabled, the host controller must not apply the feature to a queue head whose *EPS* field indicates a Low/Full-speed device (i.e. only one bus transaction is allowed from each Low/Full-speed queue head per traversal of the asynchronous schedule). Park-mode may only be applied to queue heads in the Asynchronous schedule whose *EPS* field indicates that it is a high-speed device.

The host controller must apply park mode to queue heads whose *EPS* field indicates a high-speed endpoint. The maximum number of consecutive bus transactions a host controller may execute on a high-speed queue head is determined by the value in the *Asynchronous Schedule Park Mode Count* field in the USBCMD register. Software must not set *Asynchronous Schedule Park Mode Enable* bit to a one and also set *Asynchronous Schedule Park Mode Count* field to a zero. The resulting behavior is not defined. An example behavioral example describes the operational requirements for the host controller implementing park-mode. This feature does not affect how the host controller handles the bus transaction as defined in Section 48.4.3.10.3, "Execute Transaction". It only effects how many consecutive bus transactions for the current queue head can be executed. All boundary conditions, error detection and reporting applies as usual. This feature is similar in concept to the use of the *Mult* field for high-bandwidth Interrupt for queue heads in the Periodic Schedule.

The host controller effectively loads an internal down-counter *PM-Count* from *Asynchronous Schedule Park Mode Count* when *Asynchronous Schedule Park Mode Enable* bit is a one, and a high-speed queue head is first fetched and meets all the criteria for executing a bus transaction. After the bus transaction, *PM-Count* is decremented. The host controller may continue to execute bus transactions from the current queue head until *PM-Count* goes to zero, an error is detected, the buffer for the current transfer is exhausted or the endpoint responds with a flow-control or STALL handshake. Table 48-76 summarizes the responses that effect whether the host controller continues with another bus transaction for the current queue head.

Table 48-76. Actions for Park Mode, based on Endpoint Response and Residual Transfer State

PID	Endpoint Response	Transfer State after Transaction		Action
		PM-Count	Bytes to Transfer	
IN	DATA[0,1] w/Maximum	Not zero	Not Zero	Allowed to perform another bus transaction.[1,2]
	Packet sized data	Not zero	Zero	Retire qTD and move to next QH
		Zero	Don't care	Move to next QH.
	DATA[0,1] w/short packet	Don't care	Don't care	Retire qTD and move to next QH.
	NAK	Don't care	Don't care	Move to next QH.
	STALL, XactErr	Don't care	Don't care	Move to next QH.
OUT	ACK	Not zero	Not Zero	Allowed to perform another bus transaction. [2]
		Not zero	Zero	Retire qTD and move to next QH
		Zero	Don't' care	Move to next QH.
	NYET, NAK	Don't care	Don't care	Move to next QH.
	STALL, XactErr	Don't care	Don't care	Move to next QH
PING	ACK	Not Zero	Not Zero	Allowed to perform another bus transaction. [2]
	NAK	Don't care	Don't care	Move to next QH
	STALL, XactErr	Don't care	Don't care	Move to next QH

1 Note, the host controller may continue to execute bus transactions from the current high-speed queue head (if *PM-Count* is not equal to zero), if a PID mismatch is detected (e.g. expected DATA1 and received DATA0, or visa-versa).,

2 Note, this specification does not *require* that the host controller execute another bus transaction when *PM-Count* is non-zero. Implementations are encouraged to make appropriate complexity and performance trade-offs.

48.4.3.10.4 Write Back qTD

This state is entered from the **Execute Transaction** state when the *Active* bit is set to a zero. The source data for the write-back is the transfer results area of the queue head overlay area (see Table 48-76). The host controller uses the *Current qTD Pointer* field as the target address for the qTD. The queue head transfer result area is written back to the transfer result area of the target qTD. This state is also referred to as: qTD retirement. The fields that must be written back to the source qTD include *Total Bytes to Transfer*, *Cerr*, and *Status*.

The duration of this state depends on when the qTD write-back has been committed.

48.4.3.10.5 Follow Queue Head Horizontal Pointer

The host controller must use the horizontal pointer in the queue head to the next schedule data structure when any of the following conditions exist:

- If the *Active* bit is a one on exit from the **Execute Transaction** state, or
- When the host controller exits the **Write Back qTD** state, or
- If the **Advance Queue** state fails to advance the queue because the target qTD is not active, or

- If the *Halted* bit is a one on exit from the **Fetch QH** state.

There is no functional requirement that the host controller wait until the current transaction is complete before using the horizontal pointer to read the next linked data structure. However, it must wait until the current transaction is complete before executing the next data structure.

48.4.3.10.6 Buffer Pointer List Use for Data Streaming with qTDs

A qTD has an array of buffer pointers, which is used to reference the data buffer for a transfer. This specification requires that the buffer associated with the transfer be *virtually contiguous*. This means: if the buffer spans more than one physical page, it must obey the following rules (Figure 48-70 illustrates an example):

- The first portion of the buffer must begin at some offset in a page and extend through the end of the page.
- The remaining buffer cannot be allocated in small chunks scattered around memory. For each 4K chunk beyond the first page, each buffer portion matches to a full 4K page. The final portion, which may only be large enough to occupy a portion of a page, must start at the top of the page and be contiguous within that page.

The buffer pointer list in the qTD is long enough to support a maximum transfer size of 20K bytes. This case occurs when all five buffer pointers are used and the first offset is zero. A qTD handles a 16Kbyte buffer with any starting buffer alignment.

The host controller uses the field *C_Page* field as an index value to determine which buffer pointer in the list should be used to start the current transaction. The host controller uses a different buffer pointer for each physical page of the buffer. This is always true, even if the buffer is physically contiguous.

The host controller must detect when the current transaction will span a page boundary and automatically move to the next available buffer pointer in the page pointer list. The next available pointer is reached by incrementing *C_Page* and pulling the next page pointer from the list. Software must ensure there are sufficient buffer pointers to move the amount of data specified in the *Bytes to Transfer* field.

Figure 48-70 illustrates a nominal example of how System software would initialize the buffer pointers list and the *C_Page* field for a transfer size of 16383 bytes. *C_Page* is set to zero. The upper 20-bits of Page 0 references the start of the physical page. *Current Offset* (the lower 12-bits of queue head Dword 7) holds the offset in the page e.g. 2049 (e.g. 4096-2047). The remaining page pointers are set to reference the beginning of each subsequent 4K page.



Figure 48-70. Example Mapping of qTD Buffer Pointers to Buffer Pages

For the first transaction on the qTD (assuming a 512-byte transaction), the host controller uses the first buffer pointer (page 0 because *C_Page* is set to zero) and concatenates the *Current Offset* field. The 512 bytes are moved during the transaction, the *Current Offset* and *Total Bytes to Transfer* are adjusted by 512 and written back to the queue head working area.

During the 4th transaction, the host controller needs 511 bytes in page 0 and one byte in page 1. The host controller will increment *C_Page* (to 1) and use the page 1 pointer to move the final byte of the transaction. After the 4th transaction, the active page pointer is the page 1 pointer and *Current Offset* has rolled to one, and both are written back to the overlay area. The transactions continue for the rest of the buffer, with the host controller automatically moving to the next page pointer (i.e. *C_Page*) when necessary. There are three conditions for how the host controller handles *C_Page*.

- The current transaction does not span a page boundary. The value of *C_Page* is not adjusted by the host controller.
- The current transaction does span a page boundary. The host controller must detect the page cross condition and advance to the next buffer while streaming data to/from the USB.
- The current transaction completes on a page boundary (i.e. the last byte moved for the current transaction is the last byte in the page for the current page pointer). The host controller must increment *C_Page* before writing back status for the transaction.

Note that the only valid adjustment the host controller may make to *C_Page* is to increment by one.

48.4.3.10.7 Adding Interrupt Queue Heads to the Periodic Schedule

The link path(s) from the periodic frame list to a queue head establishes in which frames a transaction can be executed for the queue head. Queue heads are linked into the periodic schedule so they are polled at the appropriate rate. System software sets a bit in a queue head's *S-Mask* to indicate which microframe with-in

a 1 millisecond period a transaction should be executed for the queue head. Software must ensure that all queue heads in the periodic schedule have *S-Mask* set to a non-zero value. An *S-mask* with a zero value in the context of the periodic schedule yields undefined results.

If the desired poll rate is greater than one frame, system software can use a combination of queue head linking and *S-Mask* values to spread interrupts of equal poll rates through the schedule so that the periodic bandwidth is allocated and managed in the most efficient manner possible. Some examples are illustrated in Table 48-77.

Table 48-77. Example Periodic Reference Patterns for Interrupt Transfers with 2ms Poll Rate

Frame # Reference Sequence	Description
0, 2, 4, 6, 8, etc. *S-Mask* = 0x01	A queue head for the *bInterval* of 2 milliseconds (16 microframes) is linked into the periodic schedule so that it is reachable from the periodic frame list locations indicated in the previous column. In addition, the *S-Mask* field in the queue head is set to 01h, indicating that the transaction for the endpoint should be executed on the bus during microframe 0 of the frame.
0, 2, 4, 6, 8, etc. *S-Mask* = 0x02	Another example of a queue head with a *bInterval* of 2 milliseconds is linked into the periodic frame list at exactly the same interval as the previous example. However, the *S-Mask* is set to 02h indicating that the transaction for the endpoint should be executed on the bus during microframe 1 of the frame.

48.4.3.10.8 Managing Transfer Complete Interrupts from Queue Heads

The host controller will set an interrupt to be signaled at the next interrupt threshold when the completed transfer (qTD) has an *Interrupt on Complete* (*IOC*) bit set to a one, or whenever a transfer (qTD) completes with a short packet. If system software needs multiple qTDs to complete a client request (i.e. like a control transfer) the intermediate qTDs do not require interrupts. System software may only need a single interrupt to notify it that the complete buffer has been transferred. System software may set IOC's to occur more frequently. A motivation for this may be that it wants early notification so that interface data structures can be re-used in a timely manner.

48.4.3.11 Ping Control

USB 2.0 defines an addition to the protocol for high-speed devices called Ping. Ping is required for all USB 2.0 High-speed bulk and control endpoints. Ping is not allowed for a split-transaction stream. This extension to the protocol eliminates the bad side-effects of Naking OUT endpoints. The *Status* field has a *Ping State* bit, which the host controller uses to determine the *next* actual PID it will use in the next transaction to the endpoint (see Table 48-78, “Ping Control State Transition Table”). The Ping State bit is only managed by the host controller for queue heads that meet the following criteria:

- Queue head is not an interrupt and
- *EPS* field equals High-Speed and
- *PIDCode* field equals OUT

Table 48-78 illustrates the state transition table for the host controller's responsibility for maintaining the PING protocol. See Chapter 8 in the USB Specification Revision 2.0 for detailed description on the Ping protocol.

Table 48-78. Ping Control State Transition Table

Current	Event		Next
	Host	Device	
Do Ping	PING	Nak	Do Ping
Do Ping	PING	Ack	Do OUT
Do Ping	PING	XactErr[1]	Do Ping
Do Ping	PING	Stall	N/C[2] Do
OUT	OUT	Nak	Do Ping
Do OUT	OUT	Nyet	Do Ping
Do OUT	OUT	Ack	Do OUT
Do OUT	OUT	XactErr[1]	Do Ping
Do OUT	OUT	Stall	N/C[2]

1 Transaction Error (XactErr) is any time the host misses the handshake.

2 No transition change required for the Ping State bit. The Stall handshake results in the endpoint being halted (e.g. Active set to zero and Halt set to a one). Software intervention is required to restart queue. 3 A Nyet response to an OUT means that the device has accepted the data, but cannot receive any more at this time. Host must advance the transfer state and additionally, transition the Ping State bit to **Do Ping**. The Ping State bit has the following encoding:

Value	Meaning
0B	Do OUT The host controller will use an OUT PID during the next bus transaction to this endpoint.
1B	Do Ping The host controller will use a PING PID during the next bus transaction to this endpoint.

The defined ping protocol (see USB 2.0 Specification, Chapter 8) allows the host to be *imprecise* on the initialization of the ping protocol (i.e. start in *Do OUT* when we don't know whether there is space on the device or not). The host controller manages the *Ping State* bit. System software sets the initial value in the queue head when it initializes a queue head. The host controller preserves the *Ping State* bit across all queue advancements. This means that when a new qTD is written into the queue head overlay area, the previous value of the *Ping State* bit is preserved.

48.4.3.12 Split Transactions

USB 2.0 defines extensions to the bus protocol for managing USB 1.x data streams through USB 2.0 Hubs. This section describes how the host controller uses the interface data structures to manage data streams with full- and low-speed devices, connected below USB 2.0 hub, utilizing the split transaction protocol. See USB 2.0 Specification for the complete definition of the split transaction protocol. Full- and Low-speed devices are enumerated identically as high-speed devices, but the transactions to the Full- and Low-speed endpoints use the split-transaction protocol on the high-speed bus. The split transaction protocol is an encapsulation of (or wrapper around) the Full- or Low-speed transaction. The high-speed wrapper portion of the protocol is addressed to the USB 2.0 Hub and Transaction Translator below which the Full- or Low-speed device is attached.

The EHCI interface uses dedicated data structures for managing full-speed isochronous data streams (see Section 48.4.2.4, “Split Transaction Isochronous Transfer Descriptor (siTD)”. Control, Bulk and Interrupt are managed using the queuing data structures (see Section 48.4.2.6, “Queue Head”). The interface data structures need to be programmed with the device address and the Transaction Translator number of the USB 2.0 Hub operating as the Low/Full-speed host controller for this link. The following sections describe the details of how the host controller must process and manage the split transaction protocol.

48.4.3.12.1 Split Transactions for Asynchronous Transfers

A queue head in the asynchronous schedule with an EPS field indicating a full-or low-speed device indicates to the host controller that it must use split transactions to stream data for this queue head. All full-speed bulk and full-, low-speed control are managed via queue heads in the asynchronous schedule.

Software must initialize the queue head with the appropriate device address and port number for the transaction translator that is serving as the full/low-speed host controller for the links connecting the endpoint. Software must also initialize the split transaction state bit (*SplitXState*) to **Do-Start-Split**. Finally, if the endpoint is a control endpoint, then system software must set the *Control Transfer Type* (*C*) bit in the queue head to a one. If this is not a control transfer type endpoint, the *C* bit must be initialized by software to be a zero. This information is used by the host controller to properly set the Endpoint Type (ET) field in the split transaction bus token. When the *C* bit is a zero, the split transaction token's ET field is set to indicate a bulk endpoint. When the *C* bit is a one, the split transaction token's ET field is set to indicate a control endpoint. See Chapter 8 of USB Specification Revision 2.0 for details.



Figure 48-71. Host Controller Asynchronous Schedule Split-Transaction State Machine

Asynchronous—Do Start Split

This is the state which software must initialize a full- or low-speed asynchronous queue head. This state is entered from the **Do Complete Split** state only after a complete-split transaction receives a valid response from the transaction translator that is not a Nyet handshake.

For queue heads in this state, the host controller will execute a start-split transaction to the appropriate transaction translator. If the bus transaction completes without an error and *PidCode* indicates an IN or OUT transaction, then the host controller will reload the error counter (*CErr*). If it is a successful bus transaction and the *PidCode* indicates a SETUP, the host controller will not reload the error counter. If the transaction translator responds with a Nak, the queue head is left in this state, and the host controller proceeds to the next queue head in the asynchronous schedule.

If the host controller times out the transaction (no response, or bad response) the host controller decrements *Cerr* and proceeds to the next queue head in the asynchronous schedule.

Asynchronous—Do Complete Split

This state is entered from the **Do Start Split** state only after a start-split transaction receives an Ack handshake from the transaction translator.

For queue heads in this state, the host controller will execute a complete-split transaction to the appropriate transaction translator. If the transaction translator responds with a Nyet handshake, the queue head is left in this state, the error counter is reset and the host controller proceeds to the next queue head in the asynchronous schedule. When a Nyet handshake is received for a bus transaction where the queue head's *PidCode* indicates an IN or OUT, the host controller will reload the error counter (*CErr*). When a Nyet handshake is received for a complete-split bus transaction where the queue head's *PidCode* indicates a SETUP, the host controller must not adjust the value of *CErr.*

Independent of *PIDCode*, the following responses have the effects:

- Transaction Error (XactErr). Timeout or data CRC failure, etc. The error counter (*Cerr*) is decremented by one and the complete split transaction is *immediately* retried (if possible). If there is not enough time in the microframe to execute the retry, the host controller MUST ensure that the next time the host controller begins executing from the Asynchronous schedule, it must begin executing from this queue head. If another start-split (for some other endpoint) is sent to the transaction translator before the complete-split is really completed, the transaction translator could dump the results (which were never delivered to the host). This is why the core specification states the retries must be immediate. A method to accomplish this behavior is to not advance the asynchronous schedule. When the host controller returns to the asynchronous schedule in the next microframe, the first transaction from the schedule will be the retry for this endpoint. If *Cerr* went to zero, the host controller must halt the queue.
- NAK. The target endpoint Nak'd the full- or low-speed transaction. The state of the transfer is not advanced and the state is exited. If the *PidCode* is a SETUP, then the Nak response is a protocol error. The *XactErr* status bit is set to a one and the *CErr* field is decremented.
- STALL. The target endpoint responded with a STALL handshake. The host controller sets the *halt* bit in the status byte, retires the qTD but does not attempt to advance the queue.
- If the *PidCode* indicates an IN, then any of following responses are expected:
- DATA0/1. On reception of data, the host controller ensures the PID matches the expected data toggle and checks CRC. If the packet is *good*, the host controller will advance the state of the transfer, e.g. move the data pointer by the number of bytes received, decrement *BytesToTransfer* field by the number of bytes received, and toggle the *dt* bit. The host controller will then exit this state. The response and advancement of transfer may trigger other processing events, such as retirement of the qTD and advancement of the queue.
- If the data sequence PID does not match the expected, the data is ignored, the transfer state is not advanced and this state is exited. If the *PidCode* indicates an OUT/SETUP, then any of following responses are expected:
- ACK. The target endpoint accepted the data, so the host controller must advance the state of the transfer. The *Current Offset* field is incremented by *Maximum Packet Length* or *Bytes to Transfer*,

whichever is less. The field *Bytes To Transfer* is decremented by the same amount and the data toggle bit (*dt*) is toggled. The host controller will then exit this state.

- Advancing the transfer state may cause other processing events such as retirement of the qTD and advancement of the queue (see Section 48.4.3.10, “Managing Control/Bulk/Interrupt Transfers via Queue Heads”).

48.4.3.12.2 Split Transaction Interrupt

Split-transaction Interrupt-IN/OUT endpoints are managed via the same data structures used for high-speed interrupt endpoints. They both co-exist in the periodic schedule. Queue heads/qTDs offer the set of features required for reliable data delivery, which is characteristic to interrupt transfer types. The split-transaction protocol is managed completely within this defined functional transfer framework. For example, for a high-speed endpoint, the host controller will visit a queue head, execute a high-speed transaction (if criteria are met) and advance the transfer state (or not) depending on the results of the entire transaction. For low- and full-speed endpoints, the details of the *execution* phase are different (i.e. takes more than one bus transaction to complete), but the remainder of the operational framework is intact. This means that the transfer advancement, etc. occurs as defined in Section 48.4.3.10, “Managing Control/Bulk/Interrupt Transfers via Queue Heads,” but only occurs on the completion of a split transaction.

Split Transaction Scheduling Mechanisms for Interrupt

Full- and low-speed Interrupt queue heads have an *EPS* field indicating full- or low-speed and have a non-zero *S-mask* field. The host controller can detect this combination of parameters and assume the endpoint is a periodic endpoint. Low- and full-speed interrupt queue heads require the use of the split transaction protocol. The host controller sets the Endpoint Type (ET) field in the split token to indicate the transaction is an interrupt. These transactions are managed through a transaction translator's periodic pipeline. Software should not set these fields to indicate the queue head is an interrupt unless the queue head is used in the periodic schedule.

System software manages the per/transaction translator periodic pipeline by budgeting and scheduling exactly during which microframes the start-splits and complete-splits for each endpoint will occur. The characteristics of the transaction translator are such that the high-speed transaction protocol must execute during explicit microframes, or the data or response information in the pipeline is lost. Figure 48-72 illustrates the general scheduling boundary conditions that are supported by the EHCI periodic schedule and queue head data structure. The **S** and ^{C}x labels indicate microframes where software can schedule start-splits and complete splits (respectively).



Figure 48-72. Split Transaction, Interrupt Scheduling Boundary Conditions

The scheduling cases are:

- Case 1: The normal scheduling case is where the entire split transaction is completely bounded by a frame (*H-Frame* in this case).
- Case 2a through Case 2c: The USB 2.0 Hub pipeline rules states clearly, when and how many complete-splits must be scheduled to account for earliest to latest execution on the full/low-speed link. The complete-splits may span the *H-Frame* boundary when the start-split is in microframe 4 or later. When this occurs, the *H-Frame* to *B-Frame* alignment requires that the queue head be reachable from consecutive periodic frame list locations. System software cannot build an efficient schedule that satisfies this requirement unless it uses FSTNs. Figure 48-73 illustrates the general layout of the periodic schedule.



Figure 48-73. General Structure of EHCI Periodic Schedule Utilizing Interrupt Spreading

The periodic frame list is effectively the leaf level a binary tree, which is always traversed leaf to root. Each level in the tree corresponds to a 2^N poll rate. Software can efficiently manage periodic bandwidth on the USB by *spreading* interrupt queue heads that have the same poll rate requirement across all the available paths from the frame list. For example, system software can schedule eight poll rate 8 queue heads and account for them once in the high-speed bus bandwidth allocation.

When an endpoint is allocated an execution footprint that spans a frame boundary, the queue head for the endpoint must be reachable from consecutive locations in the frame list. An example would be if 8_{0b} where such an endpoint. Without additional support on the interface, to get 8_{0b} reachable at the correct time, software would have to link 8_1 to 8_{0b}. It would then have to move 4_1 and everything linked after into the same path as 4_0. This upsets the integrity of the binary tree and disallows the use of the spreading technique.

FSTN data structures are used to preserve the integrity of the binary-tree structure and enable the use of the spreading technique. Section , “Host Controller Operational Model for FSTNs” defines the hardware and software operational model requirements for using FSTNs.

The following queue head fields are initialized by system software to instruct the host controller when to execute portions of the split-transaction protocol.

- *SplitXState*. This is a single bit residing in the *Status* field of a queue head (see Table 48-78, “Ping Control State Transition Table”). This bit is used to track the current state of the split transaction.
- *Frame S-mask*. This is a bit-field where-in system software sets a bit corresponding to the microframe (within an *H-Frame*) that the host controller should execute a start-split transaction. This is always qualified by the value of the *SplitXState* bit in the *Status* field of the queue head. For example, referring to Figure 48-72, case one, the *S-mask* would have a value of 00000001b indicating that if the queue head is traversed by the host controller, and the *SplitXState* indicates **Do_Start**, and the current microframe as indicated by FRINDEX[2:0] is 0, then execute a start-split transaction.

- *Frame C-mask*. This is a bit-field where system software sets one or more bits corresponding to the microframes (within an *H-Frame*) that the host controller should execute complete-split transactions. The interpretation of this field is always qualified by the value of the *SplitXState* bit in the *Status* field of the queue head. For example, referring to Figure 48-72, case one, the *C-mask* would have a value of 00011100b indicating that if the queue head is traversed by the host controller, and the *SplitXState* indicates **Do_Complete**, and the current microframe as indicated by FRINDEX[2:0] is 2, 3, or 4, then execute a complete-split transaction. It is software's responsibility to ensure that the translation between *H-Frames* and *B-Frames* is correctly performed when setting bits in *S-mask* and *C-mask*

Host Controller Operational Model for FSTNs

The FSTN data structure is used to manage Low/Full-speed interrupt queue heads that need to be reached from consecutive frame list locations (i.e. boundary cases 2a through 2c). An FSTN is essentially a *back pointer*, similar in intent to the back pointer field in the siTD data structure (see Section 48.4.2.4.5, “siTD Back Link Pointer”).

This feature provides software a simple primitive to save a schedule position, redirect the host controller to traverse the necessary queue heads in the previous frame, then restore the original schedule position and complete normal traversal.

There are four components to the use of FSTNs:

- FSTN data structure.
- A *Save Place* indicator. This is always an FSTN with its *Back Path Link Pointer. T-bit* set to zero.
- A *Restore* indicator. This is always an FSTN with its *Back Path Link Pointer.T-bit* set to a one.
- Host controller FSTN traversal rules.

Host Controller Operational Model for FSTNs

When the host controller encounters an FSTN during microframes 2 through 7 it simply follows the node’s *Normal Path Link Pointer* to access the next schedule data structure. Note that the FSTN’s *Normal Path Link Pointer.T-bit* may set to a one, which the host controller must interpret as the end of periodic list mark.

When the host controller encounters a *Save-Place* FSTN in microframes 0 or 1, it will save the value of the *Normal Path Link Pointer* and set an internal flag indicating that it is executing in *Recovery Path* mode. *Recovery Path* mode modifies the host controller’s rules for how it traverses the schedule and limits which data structures will be considered for execution of bus transactions. The host controller continues executing in *Recovery Path* mode until it encounters a *Restore* FSTN or it determines that it has reached the end of the microframe (see details in the list below).

The rules for schedule traversal and limited execution while in *Recovery Path* mode are:

- Always follow the *Normal Path Link Pointer* when it encounters an FSTN that is a *Save-Place* indicator. The host controller must not recursively follow *Save-Place* FSTNs. Therefore, while executing in *Recovery Path* mode, it must never follow an FSTN’s *Back Path Link Pointer.*
- Do not process an siTD or, iTD data structure. Simply follow its *Next Link Pointer.*

- Do not process a queue head (QH) whose EPS field indicates a high-speed device. Simply follow its horizontal link pointer.
- When a QH's EPS field indicates a Full/Low-speed device, the host controller will only consider it for execution if its *SplitXState* is **DoComplete** (note: this applies whether the *PID Code* indicates an IN or an OUT). See Section 48.4.3.10.3, "Execute Transaction" and Section , "Tracking Split Transaction Progress for Interrupt Transfers" for a complete list of additional conditions that must be met in general for the host controller to issue a bus transaction. Note that the host controller must not execute a Start-split transaction while executing in *Recovery Path* mode. See Section , "Periodic Isochronous - Do Complete Split" for special handling when in *Recovery Path* mode.
- Stop traversing the *recovery path* when it encounters an FSTN that is a *Restore* indicator. The host controller unconditionally uses the saved value of the *Save-Place* FSTN's *Normal Path Link Pointer* when returning to the normal path traversal. The host controller must clear the context of executing a *Recovery Path* when it restores schedule traversal to the *Save-Place* FSTN's *Normal Path Link Pointer*.
- If the host controller determines that there is not enough time left in the microframe to complete processing of the periodic schedule, it abandons traversal of the recovery path, and clears the context of executing a recovery path. The result is that at the start of the next consecutive microframe, the host controller starts traversal at the frame list.

An example traversal of a periodic schedule that includes FSTNs is illustrated in Figure 48-74.



Figure 48-74. Example Host Controller Traversal of Recovery Path via FSTNs

In frame N+1 (microframes 0 and 1), when the host controller encounters Save-Path FSTN (Save-N), it observes that Save-N.Back Path Link Pointer.T-bit is zero (definition of a Save-Path indicator). The host controller saves the value of Save-N.Normal Path Link Pointer and follows Save-N.Back Path Link Pointer. At the same time, it sets an internal flag indicating that it is now in *Recovery Path* mode (the recovery path is annotated in Figure 48-74 with a large dashed line). The host controller continues traversing data structures on the recovery path and executing only those bus transactions as noted above, on the recovery path until it reaches Restore FSTN (Restore-N). Restore-N.Back Path Link Pointer.T-bit is set to a one (definition of a Restore indicator), so the host controller exits *Recovery Path* mode by clearing the internal *Recovery Path* mode flag and commences (restores) schedule traversal using the

saved value of the *Save-Place* FSTN's *Normal Path Link Pointer* (e.g. Save-N.Normal Path Link Pointer). The nodes traversed during these microframes include: {$8_{3.0}$, $8_{3.1}$, $8_{3.2}$, Save-A, **$8_{2.2}$**, **$8_{2.3}$**, **4_2**, **2_0**, **Restore-N**, 4_3, 2_1, Restore-N, 1_0 …}. The nodes on the recovery-path are bolded.In frame N (microframes 0-7), for this example, the host controller will traverse all of the schedule data structures utilizing the *Normal Path Link Pointers* in any FSTNs it encounters. This is because the host controller has not yet encountered a *Save-Place* FSTN so it not executing in *Recovery Path* mode. When it encounters the *Restore* FSTN, (Restore-N), during microframes 0 and 1, it uses Restore-N.Normal Path Link Pointer to traverse to the next data structure (i.e. normal schedule traversal). This is because the host controller must use a Restore FSTN's *Normal Path Link Pointer* when not executing in a *Recovery-Path* mode. The nodes traversed during frame N include: {$8_{2.0}$, $8_{2.1}$, $8_{2.2}$, $8_{2.3}$, 4_2, 2_0, Restore-N, 1_0 …}.

In frame N+1 (microframes 2-7), when the host controller encounters Save-Path FSTN Save-N, it will unconditionally follow Save-N.Normal Path Link Pointer. The nodes traversed during these microframes include: {$8_{3.0}$, $8_{3.1}$, $8_{3.2}$, Save-A, 4_3, 2_1, Restore-N, 1_0 …}.

Software Operational Model for FSTNs

Software must create a consistent, coherent schedule for the host controller to traverse. When using FSTNs, system software must adhere to the following rules:

- Each *Save-Place* indicator requires a matching *Restore* indicator.
  - The *Save-Place* indicator is an FSTN with a valid *Back Path Link Pointer and T-bit* equal to zero. Note that *Back Path Link Pointer.Typ* field must be set to indicate the referenced data structure is a queue head. The *Restore* indicator is an FSTN with its *Back Path Link Pointer.T-bit* set to a one.
  - A *Restore* FSTN may be matched to one or more *Save-Place* FSTNs. For example, if the schedule includes a poll-rate 1 level, then system software only needs to place a *Restore* FSTN at the beginning of this list in order to match all possible *Save-Place* FSTNs.
- If the schedule does not have elements linked at a poll-rate level of one, and one or more *Save-Place* FSTNs are used, then System Software must ensure the *Restore* FSTN's *Normal Path Link Pointer*'s *T-bit* is set to a one, as this will be use to mark the end of the periodic list.
- When the schedule does have elements linked at a poll rate level of one, a *Restore* FSTN must be the first data structure on the poll rate one list. All traversal paths from the frame list converge on the poll-rate one list. System software must ensure that *Recovery Path* mode is exited before the host controller is allowed to traverse the poll rate level one list.
- A *Save-Place* FSTN's *Back Path Link Pointer* must reference a queue head data structure. The referenced queue head must be reachable from the previous frame list location. In other words, if the *Save-Place* FSTN is reachable from frame list offset N, then the FSTN's *Back Path Link Pointer* must reference a queue head that is reachable from frame list offset N-1.

Software should make the schedule as efficient as possible. What this means in this context is that software should have no more than one *Save-Place* FSTN reachable in any single frame. Note there will be times when two (or more, depending on the implementation) could exist as full/low-speed footprints change with bandwidth adjustments. This could occur, for example when a bandwidth rebalance causes system software to move the *Save-Place* FSTN from one poll rate level to another. During the transition, software must preserve the integrity of the previous schedule until the new schedule is in place.

Tracking Split Transaction Progress for Interrupt Transfers

To correctly maintain the data stream, the host controller must be able to detect and report errors where data is lost. For interrupt-IN transfers, data is lost when it makes it into the USB 2.0 hub, but the USB 2.0 host system is unable to get it from the USB 2.0 Hub and into the system before it expires from the transaction translator pipeline. When a lost data condition is detected, the queue must be halted, thus signaling system software to recover from the error. A data-loss condition exists whenever a start-split is issued, accepted and successfully executed by the USB 2.0 Hub, but the complete-splits get unrecoverable errors on the high-speed link, or the complete-splits do not occur at the correct times. One reason complete-splits might not occur at the right time would be due to host-induced system hold-offs that cause the host controller to miss bus transactions because it cannot get timely access to the schedule in system memory.

The same condition can occur for an interrupt-OUT, but the result is not an endpoint halt condition, but rather effects only the progress of the transfer. The queue head has the following fields to track the progress of each split transaction. These fields are used to keep incremental state about which (and when) portions have been executed.

- *C-prog-mask*. This is an eight-bit bit-vector where the host controller keeps track of which complete-splits have been executed. Due to the nature of the Transaction Translator periodic pipeline, the complete-splits need to be executed in-order. The host controller needs to detect when the complete-splits have not been executed in order. This can only occur due to system hold-offs where the host controller cannot get to the memory-based schedule. *C-prog-mask* is a simple bit-vector that the host controller sets one of the *C-prog*-mask bits for each complete-split executed. The bit position is determined by the microframe number in which the complete-split was executed. The host controller always checks *C-prog-mask* before executing a complete-split transaction. If the previous complete-splits have not been executed then it means one (or more) have been skipped and data has potentially been lost.
- *FrameTag*. This field is used by the host controller during the complete-split portion of the split transaction to tag the queue head with the frame number (*H-Frame* number) when the next complete split must be executed.
- *S-bytes*. This field can be used to store the number of data payload bytes sent during the start-split (if the transaction was an OUT). The *S-bytes* field must be used to accumulate the data payload bytes received during the complete-splits (for an IN).

Split Transaction Execution State Machine for Interrupt

In the following presentation, all references to microframe are in the context of a microframe within an *H-Frame*.

As with asynchronous Full- and Low-speed endpoints, a split-transaction state machine is used to manage the split transaction sequence. Aside from the fields defined in the queue head for scheduling and tracking the split transaction, the host controller calculates one internal mechanism that is also used to manage the split transaction. The internal calculated mechanism is:

- *cMicroFrameBit*. This is a single-bit encoding of the current microframe number. It is an eight-bit value calculated by the host controller at the beginning of every microframe. It is calculated from the three least significant bits of the *FRINDEX* register (i.e. *cMicroFrameBit* = (1

shifted-left(*FRINDEX*[2:0]))). The *cMicroFrameBit* has at most one bit asserted, which always corresponds to the current microframe number. For example, if the current microframe is 0, then *cMicroFrameBit* will equal 0b00000001. The variable *cMicroFrameBit* is used to compare against the *S-mask* and *C-mask* fields to determine whether the queue head is marked for a start- or complete-split transaction for the current microframe.

Figure 48-75 illustrates the state machine for managing a complete interrupt split transaction. There are two phases to each split transaction. The first is a single start-split transaction, which occurs when the *SplitXState* is at **Do_Start** and the single bit in *cMicroFrameBit* has a corresponding bit active in *QH.S-mask*. The transaction translator does not acknowledge the receipt of the periodic start-split, so the host controller unconditionally transitions the state to **Do_Complete**. Due to the available jitter in the transaction translator pipeline, there will be more than one complete-split transaction scheduled by software for the **Do_Complete** state. This translates simply to the fact that there are multiple bits set to a one in the *QH.C-mask* field.

The host controller keeps the queue head in the **Do_Complete** state until the split transaction is complete (see definition below), or an error condition triggers the *three-strikes-rule* (e.g. after the host tries the same transaction three times, and each encounters an error, the host controller will stop retrying the bus transaction and halt the endpoint, thus requiring system software to detect the condition and perform system-dependent recovery).



Figure 48-75. Split Transaction State Machine for Interrupt

**See Previous Section for the frame tag management rules.

Periodic Interrupt - Do Start Split

This is the state software must initialize a full- or low-speed interrupt queue head *StartXState* bit. This state is entered from the **Do_Complete Split** state only after the split transaction is complete. This occurs when

one of the following events occur: The transaction translator responds to a complete-split transaction with one of the following:

- NAK. A NAK response is a propagation of the full- or low-speed endpoint's NAK response.
- ACK. An ACK response is a propagation of the full- or low-speed endpoint's ACK response. Only occurs on an OUT endpoint.
- DATA 0/1. Only occurs for INs. Indicates that this is the last of the data from the endpoint for this split transaction.
- ERR. The transaction on the low-/full-speed link below the transaction translator had a failure (e.g. timeout, bad CRC, etc.).
- NYET (and Last). The host controller issued the last complete-split and the transaction translator responded with a NYET handshake. This means that the start-split was not correctly received by the transaction translator, so it never executed a transaction to the full- or low-speed endpoint, see Section , “Periodic Isochronous - Do Complete Split” for the definition of ‘Last’.

Each time the host controller visits a queue head in this state (once within the **Execute Transaction** state), it performs the following test to determine whether to execute a start-split.

- *QH.S-mask* is bit-wise anded with *cMicroFrameBit*.

If the result is non-zero, then the host controller will issue a start-split transaction. If the *PIDCode* field indicates an IN transaction, the host controller must zero-out the *QH.S-bytes* field. After the split-transaction has been executed, the host controller sets up state in the queue head to track the progress of the complete-split phase of the split transaction. Specifically, it records the expected frame number into *QH.FrameTag* field (see Section 48.4.6.4, “Managing Queue Heads”), set *C-prog-mask* to zero (00h), and exits this state. Note that the host controller must not adjust the value of *CErr* as a result of completion of a start-split transaction.

Periodic Interrupt - Do Complete Split

This state is entered unconditionally from the **Do Start Split** state after a start-split transaction is executed on the bus. Each time the host controller visits a queue head in this state (once within the **Execute Transaction** state), it checks to determine whether a complete-split transaction should be executed now.

There are four tests to determine whether a complete-split transaction should be executed.

- **Test A**. *cMicroFrameBit* is bit-wise anded with *QH.C-mask* field. A non-zero result indicates that software scheduled a complete-split for this endpoint, during this microframe.
- **Test B**. *QH.FrameTag* is compared with the current contents of *FRINDEX*[7:3]. An equal indicates a match.
- **Test C**. The complete-split progress bit vector is checked to determine whether the previous bit is set, indicating that the previous complete-split was appropriately executed. An example algorithm for this test is provided below:

Algorithm Boolean CheckPreviousBit`(QH.C-prog-mask, QH.C-mask, cMicroFrameBit)`

```
Begin

-- Return values:

-- TRUE - no error
```

```
-- FALSE - error
--
Boolean rvalue = TRUE;
previousBit = cMicroframeBit logical-rotate-right(1)
-- Bit-wise anding previousBit with C-mask indicates
-- whether there was an intent
-- to send a complete split in the previous microframe. So,
-- if the
-- 'previous bit' is set in C-mask, check C-prog-mask to
-- make sure it
-- happened.
If (previousBit bitAND QH.C-mask)then
                          If not(previousBit bitAND QH.C-prog-mask) then
                 rvalue = FALSE;
         End if
End If
-- If the C-prog-mask already has a one in this bit position,
-- then an aliasing
-- error has occurred. It will probably get caught by the
-- FrameTag Test, but
-- at any rate it is an error condition that as detectable here
-- should not allow
-- a transaction to be executed.
If (cMicroFrameBit bitAND QH.C-prog-mask) then
 rvalue = FALSE;
End if
return (rvalue)
End Algorithm
```

- **Test D.** Check to see if a start-split should be executed in this microframe. Note this is the same test performed in the **Do Start Split** state (see Section , “Periodic Isochronous - Do Start Split”). Whenever it evaluates to TRUE and the controller is NOT processing in the context of a *Recovery Path* mode, it means a start-split should occur in this microframe. Test D and Test A evaluating to TRUE at the same time is a system software error. Behavior is undefined.

If (A .and. B .and. C .and. not(D)) then the host controller will execute a complete-split transaction. When the host controller commits to executing the complete-split transaction, it updates *QH.C-prog-mask* by bit-ORing with *cMicroFrameBit*. On completion of the complete-split transaction, the host controller records the result of the transaction in the queue head and sets *QH.FrameTag* to the expected *H-Frame* number (see Section 48.4.6.4, “Managing Queue Heads”). The effect to the state of the queue head and thus the state of the transfer depends on the response by the transaction translator to the complete-split transaction. The following responses have the effects (note that any responses that result in decrementing of the *CErr* will result in the queue head being halted by the host controller if the result of the decrement is zero):

- NYET (and Last). On each NYET response, the host controller checks to determine whether this is the last complete-split for this split transaction. Last is defined in this context as the condition where all of the scheduled complete-splits have been executed. If it is the last complete-split (with a NYET response), then the transfer state of the queue head is not advanced (never received any data) and this state exited. The transaction translator must have responded to all the complete-splits with NYETs, meaning that the start-split issued by the host controller was not received. The start-split should be retried at the next poll period.
- The test for whether this is the **Last** complete split can be performed by XOR *QH.C-mask* with *QH.C-prog-mask*. If the result is all zeros then all complete-splits have been executed. When this condition occurs, the *XactErr* status bit is set to a one and the *CErr* field is decremented.
- NYET (and not Last). See above description for testing for **Last**. The complete-split transaction received a NYET response from the transaction translator. Do not update any transfer state (except for *C-prog-mask* and *FrameTag*) and stay in this state. The host controller must not adjust *CErr* on this response.
- Transaction Error (XactErr). Timeout, data CRC failure, etc. The *CErr* field is decremented and the *XactErr* bit in the *Status* field is set to a one. The complete split transaction is *immediately* retried (if *Cerr* is non-zero).If there is not enough time in the microframe to complete the retry and the endpoint is an IN, or *CErr* is decremented to a zero from a one, the queue is halted. If there is not enough time in the microframe to complete the retry and the endpoint is an OUT and *CErr* is not zero, then this state is exited (i.e. return to **Do Start Split**). This results in a retry of the entire OUT split transaction, at the next poll period. See Chapter 11 “Hubs” (specifically the section describing full- and low-speed interrupts) in the USB Specification Revision 2.0 for detailed requirements on why these errors must be immediately retried.
- ACK. This can only occur if the target endpoint is an OUT. The target endpoint ACK'd the data and this response is a propagation of the endpoint ACK up to the host controller. The host controller must advance the state of the transfer. The *Current Offset* field is incremented by *Maximum Packet Length* or *Bytes to Transfer*, whichever is less. The field *Bytes To Transfer* is decremented by the same amount. And the data toggle bit (*dt*) is toggled. The host controller will then exit this state for this queue head. The host controller must reload *CErr* with maximum value on this response. Advancing the transfer state may cause other process events such as retirement of the qTD and advancement of the queue (see Section 48.4.3.10, “Managing Control/Bulk/Interrupt Transfers via Queue Heads”).
- MDATA. This response will only occur for an IN endpoint. The transaction translator responded with zero or more bytes of data and an MDATA PID. The incremental number of bytes received is accumulated in *QH.S-bytes*. The host controller must not adjust *CErr* on this response.

- DATA0/1. This response may only occur for an IN endpoint. The number of bytes received is added to the accumulated byte count in *QH.S-bytes*. The state of the transfer is advanced by the result and the host controller will exit this state for this queue head.
- Advancing the transfer state may cause other processing events such as retirement of the qTD and advancement of the queue (see Section 48.4.3.10, “Managing Control/Bulk/Interrupt Transfers via Queue Heads”).
- If the data sequence PID does not match the expected, the entirety of the data received in this split transaction is ignored, the transfer state is not advanced and this state is exited.
- NAK. The target endpoint Nak'd the full- or low-speed transaction. The state of the transfer is not advanced, and this state is exited. The host controller must reload *CErr* with maximum value on this response.
- ERR. There was an error during the full- or low-speed transaction. The ERR status bit is set to a one, *Cerr* is decremented, the state of the transfer is not advanced, and this state is exited.
- STALL. The queue is halted (an exit condition of the **Execute Transaction** state). The status field bits: *Active* bit is set to zero and the *Halted* bit is set to a one and the qTD is retired. Responses which are not enumerated in the list or which are received out of sequence are illegal and may result in undefined host controller behavior. The other possible combinations of tests A, B, C, and D may indicate that data or response was lost. Table 48-79 lists the possible combinations and the appropriate action.

Table 48-79. Interrupt IN/OUT Do Complete Split State Execution Criteria

Condition	Action	Description
not(A) not(D)	Ignore QHD	Neither a start nor complete-split is scheduled for the current microframe.Host controller should continue walking the schedule.
A not(C)	If PIDCode = IN Halt QHD If PIDCode = OUT Retry start-split	Progress bit check failed. These means a complete-split has been missed. There is the possibility of lost data. If PIDCode is an IN, then the Queue head must be halted. If PIDCode is an OUT, then the transfer state is not advanced and the state exited (e.g. start-split is retried). This is a host-induced error and does not effect CERR. In either case, set the Missed Microframe bit in the status field to a one.
A not(B) C	If PIDCode = IN Halt QHD If PIDCode = OUT Retry start-split	QH.FrameTag test failed. This means that exactly one or more H-Frames have been skipped. This means complete-splits and have missed. There is the possibility of lost data. If PIDCode is an IN, then the Queue head must be halted. If PIDCode is an OUT, then the transfer state is not advanced and the state exited (e.g. start-split is retried). This is a host-induced error and does not effect CERR. In either case, set the Missed Microframe bit in the status field to a one.

Table 48-79. Interrupt IN/OUT Do Complete Split State Execution Criteria (continued)

A B C not(D)	Execute complete-split	This is the non-error case where the host controller executes a complete-split transaction.
D	If PIDCode = IN Halt QHD If PIDCode = OUT Retry start-split	This is a degenerate case where the start-split was issued, but all of the complete-splits were skipped and all possible intervening opportunities to detect the missed data failed to fire. If PIDCode is an IN, then the Queue head must be halted. If PIDCode is an OUT, then the transfer state is not advanced and the state exited (e.g. start-split is retried). This is a host-induced error and does not effect CERR. In either case, set the Missed Microframe bit in the status field to a one. Note: When executing in the context of a Recovery Path mode, the host controller is allowed to process the queue head and take the actions indicated above, or it may wait until the queue head is visited in the normal processing mode. Regardless, the host controller must not execute a start-split in the context of a executing in a Recovery Path mode.

Managing QH.FrameTag Field

The *QH.FrameTag* field in a queue head is completely managed by the host controller. The rules for setting *QH.FrameTag* are simple:

- **Rule 1:** If transitioning from **Do Start Split** to **Do Complete Split** and the current value of *FRINDEX*[2:0] is 6 *QH.FrameTag* is set to *FRINDEX*[7:3] + 1. This accommodates split transactions whose start-split and complete-splits are in different *H-Frames* (case 2a, see Figure 48-72).
- **Rule 2:** If the current value of *FRINDEX*[2:0] is 7, *QH.FrameTag* is set to *FRINDEX*[7:3] + 1. This accommodates staying in **Do Complete Split** for cases 2a, 2b, and 2c (Figure 48-72).
- **Rule 3:** If transitioning from **Do_Start Split** to **Do Complete Split** and the current value of *FRINDEX*[2:0] is not 6, or currently in **Do Complete Split** and the current value of (*FRINDEX*[2:0]) is not 7, *FrameTag* is set to *FRINDEX*[7:3]. This accommodates all other cases (Figure 48-72).

Rebalancing the Periodic Schedule

System software must occasionally adjust a periodic queue head's S-mask and C-mask fields during operation. This need occurs when adjustments to the periodic schedule create a new bandwidth budget and one or more queue head's are assigned new execution footprints (i.e. new S-mask and C-mask values).

It is imperative that System software must not update these masks to new values in the midst of a split transaction. In order to avoid any race conditions with the update, the EHCI host controller provides a simple assist to system software. System software sets the *Inactivate-on-next-Transaction* (*I*) bit to a one to signal the host controller that it intends to update the S-mask and C-mask on this queue head. System software will then wait for the host controller to observe the *I-bit* is a one and transition the *Active* bit to a zero. The rules for how and when the host controller sets the *Active* bit to zero are enumerated below:

- If the *Active* bit is a zero, no action is taken. The host controller does not attempt to advance the queue when the *I-bit* is a one.

- If the *Active* bit is a one and the *SplitXState* is **DoStart** (regardless of the value of *S-mask*), the host controller will simply set *Active* bit to a zero. The host controller is not required to write the transfer state back to the *current* qTD. Note that if the *S-mask* indicates that a start-split is scheduled for the current microframe, the host controller must not issue the start-split bus transaction. It must set the *Active* bit to zero.

System software must save transfer state before setting the *I-bit* to a one. This is required so that it can correctly determine what transfer progress (if any) occurred after the *I-bit* was set to a one and the host controller executed it's final bus-transaction and set *Active* to a zero.

After system software has updated the S-mask and C-mask, it must then reactivate the queue head. Since the *Active* bit and the *I-bit* cannot be updated with the same write, system software needs to use the following algorithm to coherently re-activate a queue head that has been stopped via the *I-bit*.

4. Set the *Halted* bit to a one, then
5. Set the *I-bit* to a zero, then
6. Set the *Active* bit to a one and the *Halted* bit to a zero in the same write.

Setting the *Halted* bit to a one inhibits the host controller from attempting to advance the queue between the time the *I-bit* goes to a zero and the *Active* bit goes to a one.

48.4.3.12.3 Split Transaction Isochronous

Full-speed isochronous transfers are managed using the split-transaction protocol through a USB 2.0 transaction translator in a USB2.0 Hub. The EHCI controller utilizes siTD data structure to support the special requirements of isochronous split-transactions. This data structure uses the scheduling model of isochronous TDs (see Section 48.4.3.7, "Managing Isochronous Transfers Using iTDs" for the operational model of iTDs) with the contiguous data feature provided by queue heads. This simple arrangement allows a single isochronous scheduling model and adds the additional feature that all data received from the endpoint (per split transaction) must land into a contiguous buffer.

Split Transaction Scheduling Mechanisms for Isochronous

Full-speed isochronous transactions are managed through a transaction translator's periodic pipeline. As with full- and low-speed interrupt, system software manages each transaction translator's periodic pipeline by budgeting and scheduling exactly during which microframes the start-splits and complete-splits for each full-speed isochronous endpoint occur. The requirements described in Section , "Split Transaction Scheduling Mechanisms for Interrupt" apply. Figure 48-76 illustrates the general scheduling boundary conditions that are supported by the EHCI periodic schedule. The ^{s}x and ^{c}x labels indicate microframes where software can schedule start- and complete-splits (respectively). The *H-Frame* boundaries are marked with a large, solid bold vertical line. The *B-Frame* boundaries are marked with a large, bold, dashed line. The bottom of the figure illustrates the relationship of an siTD to the *H-Frame*.



Figure 48-76. Split Transaction, Isochronous Scheduling Boundary Conditions

When the endpoint is an isochronous OUT, there are only start-splits, and no complete-splits. When the endpoint is an isochronous IN, there is at most one start-split and one to *N* complete-splits. The scheduling boundary cases are:

- *Case 1*: The entire split transaction is completely bounded by an *H-Frame.* For example: the start-splits and complete-splits are all scheduled to occur in the same *H-Frame*.
- *Case 2a*: This boundary case is where one or more (at most two) complete-splits of a split transaction IN are scheduled across an *H-Frame* boundary. This can only occur when the split transaction has the possibility of moving data in *B-Frame*, microframes 6 or 7 (*H-Frame* microframe 7 or 0). When an *H-Frame* boundary wrap condition occurs, the scheduling of the split transaction spans more than one location in the periodic list.(e.g. it takes two siTDs in adjacent periodic frame list locations to fully describe the scheduling for the split transaction).
- Although the scheduling of the split transaction may take two data structures, all of the complete-splits for each full-speed IN isochronous transaction must use only one data pointer. For this reason, siTDs contain a back pointer, the use of which is described below.
- Software must never schedule full-speed isochronous OUTs across an *H-Frame* boundary.
- *Case 2b*: This case can only occur for a very large isochronous IN. It is the only allowed scenario where a start-split and complete-split for the same endpoint can occur in the same microframe. Software must enforce this rule by scheduling the large transaction first. Large is defined to be anything larger than 579 byte maximum packet size.

A subset of the same mechanisms employed by full- and low-speed interrupt queue heads are employed in siTDs to schedule and track the portions of isochronous split transactions. The following fields are initialized by system software to instruct the host controller when to execute portions of the split transaction protocol.

- *SplitXState*. This is a single bit residing in the *Status* field of an siTD (see Table 48-53). This bit is used to track the current state of the split transaction. The rules for managing this bit are described in Section , “Split Transaction Execution State Machine for Interrupt”.
- *Frame S-mask*. This is a bit-field where-in system software sets a bit corresponding to the microframe (within an *H-Frame*) that the host controller should execute a start-split transaction. This is always qualified by the value of the *SplitXState* bit. For example, referring to the IN example in Figure 48-76, case one, the *S-mask* would have a value of 00000001b indicating that if the siTD is traversed by the host controller, and the *SplitXState* indicates **Do Start Split**, and the current microframe as indicated by FRINDEX[2:0] is 0, then execute a start-split transaction.
- *Frame C-mask*. This is a bit-field where system software sets one or more bits corresponding to the microframes (within an *H-Frame*) that the host controller should execute complete-split transactions. The interpretation of this field is always qualified by the value of the *SplitXState* bit. For example, referring to the IN example in Figure 48-76, case one, the *C-mask* would have a value of 00111100b indicating that if the siTD is traversed by the host controller, and the *SplitXState* indicates **Do Complete Split**, and the current microframe as indicated by *FRINDEX*[2:0] is 2, 3, 4, or 5, then execute a complete-split transaction.
- *Back Pointer*. This field in a siTD is used to complete an IN split-transaction using the previous *H-Frame*'s siTD. This is only used when the scheduling of the complete-splits span an *H-Frame* boundary.

There exists a one-to-one relationship between a high-speed isochronous split transaction (including all start- and complete-splits) and one full-speed isochronous transaction. An siTD contains (amongst other things) buffer state and split transaction scheduling information. An siTD's buffer state always maps to one full-speed isochronous data payload. This means that for any full-speed transaction payload, a single siTD's data buffer must be used. This rule applies to both IN an OUTs. An siTD's scheduling information usually also maps to one high-speed isochronous split transaction. The exception to this rule is the *H-Frame* boundary wrap cases mentioned above.

The siTD data structure describes at most, one frame's worth of high-speed transactions and that description is strictly bounded within a frame boundary. Figure 48-77 illustrates some examples. On the top are examples of the full-speed transaction footprints for the boundary scheduling cases described above. In the middle are time-frame references for both the *B-Frames* (HS/FS/LS Bus) and the *H-Frames*. On the bottom is illustrated the relationship between the scope of an siTD description and the time references. Each *H-Frame* corresponds to a single location in the periodic frame list. The implication is that each siTD is reachable from a single periodic frame list location at a time.



Figure 48-77. siTD Scheduling Boundary Examples

Each case is described below:

- *Case 1*: One siTD is sufficient to describe and complete the isochronous split transaction because the whole isochronous split transaction is tightly contained within a single *H-Frame*.
- *Case 2a, 2b*: Although both INs and OUTs can have these footprints, OUTs always take only one siTD to schedule. However, INs (for these boundary cases) require two siTDs to complete the scheduling of the isochronous split transaction. $siTD_X$ is used to always issue the start-split and the first *N* complete-splits. The full-speed transaction (for these cases) can deliver data on the full-speed bus segment during microframe 7 of $H\text{-}Frame_{Y+1}$, or microframe 0 of $H\text{-}Frame_{Y+2}$. The complete splits are scheduled using $siTD_{X+2}$ (not shown). The complete-splits to extract this data must use the buffer pointer from $siTD_{X+1}$. The only way for the host controller to reach $siTD_{X+1}$ from $H\text{-}Frame_{Y+2}$ is to use $siTD_{X+2}$'s back pointer. The host controller rules for when to use the back pointer are described is Section , “Periodic Isochronous - Do Complete Split”.

Software must apply the following rules when calculating the schedule and linking the schedule data structures into the periodic schedule:

- Software must ensure that an isochronous split-transaction is started so that it will complete before the end of the *B-Frame*.
- Software must ensure that for a single full-speed isochronous endpoint, there is never a start-split and complete-split in *H-Frame, microframe 1*. This is mandated as a rule so that case 2a and case 2b can be discriminated. According to the core USB specification, the long isochronous transaction illustrated in Case 2b, could be scheduled so that the start-split was in microframe 1 of *H-Frame* N and the last complete-split would need to occur in microframe 1 of H-Frame N+1. However, it is impossible to discriminate between cases 2a and case 2b, which has significant impact on the complexity of the host controller.

Tracking Split Transaction Progress for Isochronous Transfers

To correctly maintain the data stream, the host controller must be able to detect and report errors where device to host data is lost. Isochronous endpoints do not employ the concept of a halt on error, however the host is required to identify and report per-packet errors observed in the data stream. This includes schedule traversal problems (skipped microframes), timeouts and corrupted data received.

In similar kind to interrupt split-transactions, the portions of the split transaction protocol must execute in the microframes they are scheduled. The queue head data structure used to manage full- and low-speed interrupt has several mechanisms for tracking when portions of a transaction have occurred. Isochronous transfers use siTDs, for their transfers, and the data structures are only reachable via the schedule in the exact microframe in which they are required (so all the mechanism employed for tracking in queue heads is not required for siTDs). Software has the option of reusing siTD several times in the complete periodic schedule. However, it must ensure that the results of split transaction N are consumed and the siTD reinitialized (activated) before the host controller gets back to the siTD (in a future microframe).

Split-transaction isochronous OUTs utilize a low-level protocol to indicate which portions of the split transaction data have arrived. Control over the low-level protocol is exposed in an siTD via the fields *Transaction Position* (*TP*) and *Transaction Count* (*T-count*). If the entire data payload for the OUT split transaction is larger than 188 bytes, there will be more than one start-split transaction, each of which require proper annotation. If host hold-offs occur, then the sequence of annotations received from the host will not be complete, which is detected and handled by the transaction translator. See Section , “Periodic Isochronous - Do Start Split” for a description on how these fields are used during a sequence of start-split transactions.

The fields *siTD.T-Count* and *siTD.TP* are used by the host controller to drive and sequence the transaction position annotations. It is the responsibility of system software to properly initialize these fields in each siTD. Once the budget for a split-transaction isochronous endpoint is established, *S-mask*, *T-Count*, and *TP* initialization values for all the siTD associated with the endpoint are constant. They remain constant until the budget for the endpoint is recalculated by software and the periodic schedule adjusted.

For IN-endpoints, the transaction translator simply annotates the response data packets with enough information to allow the host controller to identify the last data. As with split transaction Interrupt, it is the host controller's responsibility to detect when it has missed an opportunity to execute a complete-split. The following field in the siTD is used to track and detect errors in the execution of a split transaction for an IN isochronous endpoint.

- *C-prog-mask*. This is an eight-bit bit-vector where the host controller keeps track of which complete-splits have been executed. Due to the nature of the Transaction Translator periodic pipeline, the complete-splits need to be executed in-order. The host controller needs to detect when the complete-splits have not been executed in order. This can only occur due to system hold-offs where the host controller cannot get to the memory-based schedule. *C-prog-mask* is a simple bit-vector that the host controller sets a bit for each complete-split executed. The bit position is determined by the microframe (FRINDEX[2:0]) number in which the complete-split was executed. The host controller always checks *C-prog-mask* before executing a complete-split transaction. If the previous complete-splits have not been executed, then it means one (or more) have been skipped and data has potentially been lost. System software is required to initialize this field to zero before setting an siTD's *Active* bit to a one.

If a transaction translator returns with the final data before all of the complete-splits have been executed, the state of the transfer is advanced so that the remaining complete-splits are not executed. See Section , "Asynchronous—Do Complete Split," for a description on how the state of the transfer is advanced. It is important to note that an IN siTD is retired based solely on the responses from the Transaction Translator to the complete-split transactions. This means, for example, that it is possible for a transaction translator to respond to a complete-split with an MDATA PID. The number of bytes in the MDATA's data payload could cause the siTD field *Total Bytes to Transfer* to decrement to zero. This response can occur, before all of the scheduled complete-splits have been executed. In other interface, data structures (e.g. high-speed data streams through queue heads), the transition of *Total Bytes to Transfer* to zero signals the end of the transfer and results in setting of the *Active* bit to zero. However, in this case, the result has not been delivered by the Transaction Translator and the host must continue with the next complete-split transaction to extract the residual transaction state. This scenario occurs because of the pipeline rules for a Transaction Translator (see Chapter 11 of the Universal Serial Bus Revision 2.0). In summary the periodic pipeline rules require that on a microframe boundary, the Transaction Translator will hold the final two bytes received (if it has not seen an End Of Packet (EOP)) in the full-speed bus pipe stage and give the remaining bytes to the high-speed pipeline stage. At the microframe boundary, the Transaction Translator could have received the entire packet (including both CRC bytes) but not received the packet EOP. In the next microframe, the Transaction Translator will respond with an MDATA and send all of the data bytes (with the two CRC bytes being held in the full-speed pipeline stage). This could cause the siTD to decrement it's *Total Bytes to Transfer* field to zero, indicating it has received all expected data. The host must still execute one more (scheduled) complete-split transaction in order to extract the results of the full-speed transaction from the Transaction Translator (for example, the Transaction Translator may have detected a CRC failure, and this result must be forwarded to the host).

If the host experiences hold-offs that cause the host controller to skip one or more (but not all) scheduled split transactions for an isochronous OUT, then the protocol to the transaction translator will not be consistent and the transaction translator will detect and react to the problem. Likewise, for host hold-offs that cause the host controller to skip one or more (but not all) scheduled split transactions for an isochronous IN, the *C-prog-mask* is used by the host controller to detect errors. However, if the host experiences a hold-off that causes it to skip all of an siTD, or an siTD expires during a host hold off (e.g. a hold-off occurs and the siTD is no longer reachable by the host controller in order for it to report the hold-off event), then system software must detect that the siTDs have not been processed by the host controller (e.g. state not advanced) and report the appropriate error to the client driver.

Split Transaction Execution State Machine for Isochronous

In the following presentation, all references to microframe are in the context of a microframe within an *H-Frame*.

If the *Active* bit in the *Status* byte is a zero, the host controller will ignore the siTD and continue traversing the periodic schedule. Otherwise the host controller will process the siTD as specified below. A split transaction state machine is used to manage the split-transaction protocol sequence. The host controller uses the fields defined in Section , "Tracking Split Transaction Progress for Interrupt Transfers", plus the variable *cMicroFrameBit* defined in Section , "Split Transaction Execution State Machine for Interrupt" to track the progress of an isochronous split transaction. Figure 48-78 illustrates the state machine for managing an siTD through an isochronous split transaction. Bold, dotted circles denote the state of the *Active* bit in the *Status* field of a siTD. The Bold, dotted arcs denote the transitions between these states.

Solid circles denote the states of the split transaction state machine and the solid arcs denote the transitions between these states. Dotted arcs and boxes reference actions that take place either as a result of a transition or from being in a state.



Figure 48-78. Split Transaction State Machine for Isochronous

Periodic Isochronous - Do Start Split

Isochronous split transaction OUTs use only this state. An siTD for a split-transaction isochronous IN is either initialized to this state, or the siTD transitions to this state from **Do Complete Split** when a case 2a (IN) or 2b scheduling boundary isochronous split-transaction completes.

Each time the host controller reaches an active siTD in this state, it checks the *siTD.S-mask* against *cMicroFrameBit*. If there is a one in the appropriate position, the siTD will execute a start-split transaction. By definition, the host controller cannot *reach* an siTD at the wrong time. If the *I/O* field indicates an IN, then the start-split transaction includes only the extended token plus the full-speed token. Software must initialize the *siTD.Total Bytes To Transfer* field to the number of bytes expected. This is usually the maximum packet size for the full-speed endpoint. The host controller exits this state when the start-split transaction is complete.

The remainder of this section is specific to an isochronous OUT endpoint (i.e. the *I/O* field indicates an OUT). When the host controller executes a start-split transaction for an isochronous OUT it includes a data payload in the start-split transaction. The memory buffer address for the data payload is constructed by concatenating *siTD.Current Offset* with the page pointer indicated by the page selector field (*siTD.P*). A zero in this field selects Page 0 and a 1 selects Page 1. During the start-split for an OUT, if the data transfer

crosses a page boundary during the transaction, the host controller must detect the page cross, update the *siTD.P*-bit from a zero to a one, and begin using the *siTD.Page 1* with *siTD.Current Offset* as the memory address pointer. The field *siTD.TP* is used to annotate each start-split transaction with the indication of which part of the split-transaction data the current payload represents (ALL, BEGIN, MID, END). In all cases the host controller simply uses the value in *siTD.TP* to mark the start-split with the correct transaction position code.

T-Count is always initialized to the number of start-splits for the current frame. *TP* is always initialized to the first required transaction position identifier. The scheduling boundary case (see Figure 48-77) is used to determine the initial value of *TP*. The initial cases are summarized in Table 48-80.

Table 48-80. Initial Conditions for OUT siTD's TP and T-count Fields

Case	T-count	TP	Description
1, 2a	=1	ALL	When the OUT data payload is less than (or equal to) 188 bytes, only one start-split is required to move the data. The one start-split must be marked with an ALL.
1, 2a	!=1	BEGIN	When the OUT data payload is greater than 188 bytes more than one start-split must be used to move the data. The initial start-split must be marked with a BEGIN.

After each start-split transaction is complete, the host controller updates *T-Count* and *TP* appropriately so that the next start-split is correctly annotated. Table 48-81 illustrates all of the *TP* and *T-count* transitions, which must be accomplished by the host controller.

Table 48-81. Transaction Position (TP)/Transaction Count (T-Count) Transition Table

TP	T-count next	TP next	Description
ALL	0	N/A	Transition from ALL, to done.
BEGIN	1	END	Transition from BEGIN to END. Occurs when *T-count* starts at 2.
BEGIN	!=1	MID	Transition from BEGIN to MID. Occurs when *T-count* starts at greater than 2.
MID	!=1	MID	*TP* stays at MID while *T-count* is not equal to 1 (e.g. greater than 1). This case can occur for any of the scheduling boundary cases where the *T-count* starts greater than 3.
MID	1	END	Transition from MID to END. This case can occur for any of the scheduling boundary cases where the *T-count* starts greater than 2.

The start-split transactions do not receive a handshake from the transaction translator, so the host controller always advances the transfer state in the siTD after the bus transaction is complete. To advance the transfer state the following operations take place:

- The *siTD.Total Bytes To Transfer* and the *siTD.Current Offset* fields are adjusted to reflect the number of bytes transferred.
- The *siTD.P* (page selector) bit is updated appropriately.
- The *siTD.TP* and *siTD.T-count* fields are updated appropriately as defined in Table 48-81.

These fields are then written back to the memory based siTD. The *S-mask* is fixed for the life of the current budget. As mentioned above, *TP* and *T-count* are set specifically in each siTD to reflect the data to be sent from this siTD. Therefore, regardless of the value of *S-mask*, the actual number of start-split transactions depends on *T-count* (or equivalently, *Total Bytes to Transfer*). The host controller must set the *Active* bit to a zero when it detects that all of the schedule data has been sent to the bus. The preferred method is to

detect when *T-Count* decrements to zero as a result of a start-split bus transaction. Equivalently, the host controller can detect when *Total Bytes to Transfer* decrements to zero. Either implementation must ensure that if the initial condition is *Total Bytes to Transfer* equal to zero and *T-count* is equal to a one, then the host controller will issue a single start-split, with a zero-length data payload. Software must ensure that *TP*, *T-count* and *Total Bytes to Transfer* are set to deliver the appropriate number of bus transactions from each siTD. An inconsistent combination will yield undefined behavior.

If the host experiences hold-offs that cause the host controller to skip start-split transactions for an OUT transfer, the state of the transfer will not progress appropriately. The transaction translator will observe protocol violations in the arrival of the start-splits for the OUT endpoint (i.e. the transaction position annotation will be incorrect as received by the transaction translator).

Example scenarios are described in Section , “Split Transaction for Isochronous - Processing Examples”.

A host controller implementation can optionally track the progress of an OUT split transaction by setting appropriate bits in the *siTD.C-prog-mask* as it executes each scheduled start-split. The *checkPreviousBit*() algorithm defined in Section , “Periodic Isochronous - Do Complete Split” can be used prior to executing each start-split to determine whether start-splits were skipped. The host controller can use this mechanism to detect missed microframes. It can then set the siTD’s *Active* bit to zero and stop execution of this siTD. This saves on both memory and high-speed bus bandwidth.

Periodic Isochronous - Do Complete Split

This state is only used by a split-transaction isochronous IN endpoint. This state is entered unconditionally from the **Do Start State** after a start-split transaction is executed for an IN endpoint. Each time the host controller visits an siTD in this state, it conducts a number of tests to determine whether it should execute a complete-split transaction. The individual tests are listed below. The sequence they are applied depends on which microframe the host controller is currently executing which means that the tests might not be applied until after the siTD referenced from the back pointer has been fetched.

- **Test A**. *cMicroFrameBit* is bit-wise anded with *siTD.C-mask* field. A non-zero result indicates that software scheduled a complete-split for this endpoint, during this microframe. This test is always applied to a newly fetched siTD that is in this state.
- **Test B**. The *siTD.C-prog-mask* bit vector is checked to determine whether the previous complete splits have been executed. An example algorithm is below (this is slightly different than the algorithm used in Section , “Periodic Isochronous - Do Complete Split”). The sequence in which this test is applied depends on the current value of FRINDEX[2:0]. If FRINDEX[2:0] is 0 or 1, it is not applied until the back pointer has been used. Otherwise it is applied immediately.

Algorithm Boolean CheckPreviousBit(`siTD.C-prog-mask, siTD.C-mask, cMicroFrameBi`**t)**

```
Begin

        Boolean rvalue = TRUE;

        previousBit = cMicroFrameBit rotate-right(1)

        -- Bit-wise anding previousBit with C-mask indicates whether there was an intent

        -- to send a complete split in the previous microframe. So, if the

        -- 'previous bit' is set in C-mask, check C-prog-mask to make sure it
```

```
        -- happened.
        if previousBit bitAND siTD.C-mask then
                if not (previousBit bitAND siTD.C-prog-mask) then
                        rvalue = FALSE
                End if
        End if
        Return rvalue
End Algorithm
```

If Test A is true and FRINDEX[2:0] is zero or one, then this is a case 2a or 2b scheduling boundary (see Figure 48-76). See Section , “Periodic Isochronous - Do Complete Split” for details in handling this condition.

If Test A and Test B evaluate to true, then the host controller will execute a complete-split transaction using the transfer state of the current siTD. When the host controller commits to executing the complete-split transaction, it updates *QH.C-prog-mask* by bit-ORing with *cMicroFrameBit*. The transfer state is advanced based on the completion status of the complete-split transaction. To advance the transfer state of an IN siTD, the host controller must:

- Decrement the number of bytes received from *siTD.Total Bytes To Transfer*,
- Adjust *siTD.Current Offset* by the number of bytes received,
- Adjust *siTD.P* (page selector) field if the transfer caused the host controller to use the next page pointer, and
- Set any appropriate bits in the *siTD.Status* field, depending on the results of the transaction.

Note that if the host controller encounters a condition where *siTD.Total Bytes To Transfer* is zero, and it receives more data, the host controller must not write the additional data to memory. The *siTD.Status.Active* bit must be set to zero and the *siTD.Status.Babble Detected* bit must be set to a one. The fields *siTD.Total Bytes To Transfer*, *siTD.Current Offset*, and *siTD.P* (page selector) are not required to be updated as a result of this transaction attempt.

The host controller must accept (assuming good data packet CRC and sufficient room in the buffer as indicated by the value of *siTD.Total Bytes To Transfer*) MDATA and DATA0/1 data payloads up to and including 192 bytes. A host controller implementation may optionally set *siTD.Status Active* to a zero and *siTD.Status.Babble Detected* to a one when it receives and MDATA or DATA0/1 with a data payload of more than 192 bytes. The following responses have the noted effects:

- ERR. The full-speed transaction completed with a time-out or bad CRC and this is a reflection of that error to the host. The host controller sets the *ERR* bit in the *siTD.Status* field and sets the *Active* bit to a zero.
- Transaction Error (XactErr). The complete-split transaction encounters a Timeout, CRC16 failure, etc. The *siTD.Status* field *XactErr* field is set to a one and the complete-split transaction must be retried immediately. The host controller must use an internal error counter to count the number of retries as a counter field is not provided in the siTD data structure. The host controller will not retry

more than two times. If the host controller exhausts the retries or the end of the microframe occurs, the *Active* bit is set to zero.

- DATAx (0 or 1). This response signals that the final data for the split transaction has arrived. The transfer state of the siTD is advanced and the *Active* bit is set to a zero. If the *Bytes To Transfer* field has not decremented to zero (including the reception of the data payload in the DATAx response), then less data than was expected, or allowed for was actually received. This *short packet* event does not set the USBINT status bit in the USBSTS register to a one. The host controller will not detect this condition.
- NYET (and Last). On each NYET response, the host controller also checks to determine whether this is the last complete-split for this split transaction. Last was defined in Section , "Periodic Isochronous - Do Complete Split". If it is the last complete-split (with a NYET response), then the transfer state of the siTD is not advanced (never received any data) and the *Active* bit is set to a zero. No bits are set in the *Status* field because this is essentially a skipped transaction. The transaction translator must have responded to all the scheduled complete-splits with NYETs, meaning that the start-split issued by the host controller was not received. This result should be interpreted by system software as if the transaction was completely skipped. The test for whether this is the last complete split can be performed by XORing C-mask with C-prog-mask. A zero result indicates that all complete-splits have been executed.
- MDATA (and Last). See above description for testing for **Last**. This can only occur when there is an error condition. Either there has been a babble condition on the full-speed link, which delayed the completion of the full-speed transaction, or software set up the *S-mask* and/or *C-mask*s incorrectly. The host controller must set *XactErr* bit to a one and the *Active* bit is set to a zero.
- NYET (and not Last). See above description for testing for **Last**. The complete-split transaction received a NYET response from the transaction translator. Do not update any transfer state (except for *C-prog-mask*) and stay in this state.
- MDATA (and not Last). The transaction translator responds with an MDATA when it has partial data for the split transaction. For example, the full-speed transaction data payload spans from microframe X to X+1 and during microframe X, the transaction translator will respond with an MDATA and the data accumulated up to the end of microframe X. The host controller advances the transfer state to reflect the number of bytes received.

If Test A succeeds, but Test B fails, it means that one or more of the complete-splits have been skipped. The host controller sets the *Missed Microframe* status bit and sets the *Active* bit to a zero.

Complete-Split for Scheduling Boundary Cases 2a, 2b

Boundary cases 2a and 2b (INs only) (see Figure 48-76) require that the host controller use the transaction state context of the previous siTD to finish the split transaction. Figure 48-78 enumerates the transaction state fields.

Table 48-82. Summary siTD Split Transaction State

Buffer State	Status	Execution Progress
Total Bytes To Transfer P (page select) Current Offset TP (transaction position) T-count (transaction count)	All bits in the status field	C-prog-mask

Note: *TP* and *T-count* are used only for Host to Device (OUT) endpoints.

If software has budgeted the schedule of this data stream with a frame wrap case, then it must initialize the *siTD.Back Pointer* field to reference a valid siTD and will have the *siTD.Back Pointer.T-bit* in the *siTD.Back Pointer*

field set to a zero. Otherwise, software must set the *siTD.Back Pointer.T-bit* in the *siTD.Back Pointer* field to a one. The host controller's rules for interpreting when to use the *siTD.Back Pointer* field are listed below. These rules apply only when the siTD's *Active* bit is a one and the *SplitXState* is **Do Complete Split**.

- When cMicroFrameBit is a 1h and the siTDX.Back Pointer.T-bit is a zero, or
- If cMicroFrameBit is a 2h and siTDX.S-mask[0] is a zero

When either of these conditions apply, then the host controller must use the transaction state from $siTD_{X-1}$.

In order to access $siTD_{X-1}$, the host controller reads on-chip the siTD referenced from $siTD_X$*.Back Pointer*.

The host controller must save the entire state from $siTD_X$ while processing $siTD_{X-1}$. This is to accommodate for case 2b processing. The host controller must not recursively walk the list of *siTD.Back Pointers*.

If $siTD_{X-1}$ is active (*Active* bit is a one and *SplitXStat* is **Do Complete Split**), then both Test A and Test B are applied as described above. If these criteria to execute a complete-split are met, the host controller executes the complete split and evaluates the results as described above. The transaction state (see Table 48-82) of $siTD_{X-1}$ is appropriately advanced based on the results and written back to memory. If the resultant state of $siTD_{X-1}$'s *Active* bit is a one, then the host controller returns to the context of $siTD_X$, and follows its next pointer to the next schedule item. No updates to $siTD_X$ are necessary.

If $siTD_{X-1}$ is active (*Active* bit is a one and *SplitXStat* is **Do Start Split**), then the host controller must set *Active* bit to a zero and *Missed microframe* status bit to a one and the resultant status written back to memory.

If $siTD_{X-1}$'s *Active* bit is a zero, (because it was zero when the host controller first visited $siTD_{X-1}$ via $siTD_X$'s back pointer, it transitioned to zero as a result of a detected error, or the results of $siTD_{X-1}$'s complete-split transaction transitioned it to zero), then the host controller returns to the context of $siTD_X$ and transitions its *SplitXState* to **Do Start Split**. The host controller then determines whether the case 2b start split boundary condition exists (i.e. if *cMicroframeBit* is a 1b and $siTD_X$*.S-mask*[0] is a 1b). If this criterion is met the host controller immediately executes a start-split transaction and appropriately advances the transaction state of $siTD_X$, then follows $siTD_X$*.Next Pointer* to the next schedule item. If the criterion is not met, the host controller simply follows $siTD_X$*.Next Pointer* to the next schedule item. Note that in the case of a 2b boundary case, the split-transaction of $siTD_{X-1}$ will have its *Active* bit set to zero when the host controller returns to the context of $siTD_X$. Also, note that software should not initialize an siTD with *C-mask* bits 0 and 1 set to a one and an *S-mask* with bit zero set to a one. This scheduling combination is not supported and the behavior of the host controller is undefined.

Split Transaction for Isochronous - Processing Examples

There is an important difference between how the hardware/software manages the isochronous split transaction state machine and how it manages the asynchronous and interrupt split transaction state

machines. The asynchronous and interrupt split transaction state machines are encapsulated within a single queue head. The progress of the data stream depends on the progress of each split transaction. In some respects, the split-transaction state machine is sequenced via the **Execute Transaction** queue head traversal state machine (see Figure 48-69).

Isochronous is a pure time-oriented transaction/data stream. The interface data structures are optimized to efficiently describe transactions that need to occur at specific times. The isochronous split-transaction state machine must be managed across these time-oriented data structures. This means that system software must correctly describe the scheduling of split-transactions across more than one data structure.

Then the host controller must make the appropriate state transitions at the appropriate times, in the correct data structures.

For example, Table 48-83 illustrates a couple of frames worth of scheduling required to schedule a case 2a full-speed isochronous data stream.

Table 48-83. Example Case 2a - Software Scheduling siTDs for an IN Endpoint

siTDx		microframes								Initial
#	Masks	0	1	2	3	4	5	6	7	SplitXState
X	S-Mask					1				Do Start Split
	C-Mask	1	1					1	1	
X+1	S-Mask					1				Do Complete Split
	C-Mask	1	1					1	1	
X+2	S-Mask					1				Do Complete Split
	C-Mask	1	1					1	1	
X+3	S-Mask	Repeats previous pattern								Do Complete Split
	C-Mask									

This example shows the first three siTDs for the transaction stream. Since this is the case-2a frame-wrap case, *S-mask*s of all siTDs for this endpoint have a value of 10h (a one bit in microframe 4) and *C-mask* value of C3h (one-bits in microframes 0,1, 6 and 7). Additionally, software ensures that the *Back Pointer* field of each siTD references the appropriate siTD data structure (and the *Back Pointer T-bits* are set to zero).

The initial *SplitXState* of the first siTD is **Do Start Split**. The host controller will visit the first siTD eight times during frame X. The C-mask bits in microframes 0 and 1 are ignored because the state is **Do Start Split**. During microframe 4, the host controller determines that it can run a start-split (and does) and changes *SplitXState* to **Do Complete Split**. During microframes 6 and 7, the host controller executes complete-splits. Notice the siTD for frame X+1 has it's *SplitXState* initialized to **Do Complete Split**. As the host controller continues to traverse the schedule during *H-Frame* X+1, it will visit the second siTD eight times. During microframes 0 and 1 it will detect that it must execute complete-splits.

During *H-Frame* X+1, microframe 0, the host controller detects that $siTD_{X+1}$'s *Back Pointer.T-bit* is a zero, saves the state of $siTD_{X+1}$ and fetches $siTD_X$. It executes the complete split transaction using the transaction state of $siTD_X$. If the $siTD_X$ split transaction is complete, siTD's *Active* bit is set to zero and results written back to $siTD_X$. The host controller retains the fact that $siTD_X$ is retired and transitions the *SplitXState* in the $siTD_{X+1}$ to **Do Start Split.** At this point, the host controller is prepared to execute the start-split for $siTD_{X+1}$ when it reaches microframe 4. If the split-transaction completes early (transaction-complete is defined in Section , “Periodic Isochronous - Do Complete Split”), i.e. before all the scheduled complete-splits have been executed, the host controller will transition $siTD_X$.*SplitXState* to **Do Start Split** early and naturally skip the remaining scheduled complete-split transactions. For this example, $siTD_{X+1}$ does not receive a DATA0 response until *H-Frame* X+2, microframe 1.

During *H-Frame X+2*, microframe 0, the host controller detects that $siTD_{X+2}$'s *Back Pointer.T-bit* is a zero, saves the state of $siTD_{X+2}$ and fetches $siTD_{X+1}$. As described above, it executes another split transaction, receives an MDATA response, updates the transfer state, but does not modify the *Active* bit. The host controller returns to the context of $siTD_{X+2}$, and traverses it's next pointer without any state change updates to $siTD_{X+2}$. S

During *H-Frame X+2*, microframe 1, the host controller detects $siTD_{X+2}$'s *S-mask[0]* is a zero, saves the state of $siTD_{X+2}$ and fetches $siTD_{X+1}$. It executes another complete-split transaction, receives a DATA0 response, updates the transfer state and sets the *Active* bit to a zero. It returns to the state of $siTD_{X+2}$ and changes its *SplitXState* to **Do Start Split**. At this point, the host controller is prepared to execute start-splits for $siTD_{X+2}$ when it reaches microframe 4.

48.4.3.13 Host Controller Pause

When the host controller's *HCHalted* bit in the USBSTS register is a zero, the host controller is sending SOF (Start OF Frame) packets down all enabled ports. When the schedules are enabled, the EHCI host controller will access the schedules in main memory each microframe. This constant pinging of main memory is known to create CPU power management problems for mobile systems. Specifically, mobile systems aggressively manage the state of the CPU, based on recent history usage. In the more aggressive power saving modes, the CPU can disable its caches. Current PC architectures assume that bus-master accesses to main memory must be cache-coherent. So, when bus masters are busy touching memory, the CPU power management software can detect this activity over time and inhibit the transition of the CPU into its lowest power savings mode. USB controllers are bus-masters and the frequency at which they access their memory-based schedules keeps the CPU power management software from placing the CPU into its lowest power savings state.

USB Host controllers do not access main memory when they are suspended. However, there are a variety of reasons why placing the USB controllers into suspend won't work, but they are beyond the scope of this document. The base requirement is that the USB controller needs to be kept out of main memory, while at the same time, the USB bus is kept from going into suspend.

EHCI controllers provide a large-grained mechanism that can be manipulated by system software to change the memory access pattern of the host controller. System software can manipulate the schedule enable bits in the USBCMD register to turn on/off the scheduling traversal. A software heuristic can be applied to implement an on/off duty cycle that allows the USB to make reasonable progress and allow the CPU power management to get the CPU into its lowest power state. This method is not intended to be applied at all times to throttle USB, but should only be applied in very specific configurations and usage loads. For example, when only a keyboard or mouse is attached to the USB, the heuristic could detect times when the USB is attempting to move data only very infrequently and can adjust the duty cycle to allow the CPU to reach it's low power state for longer periods of time. Similarly, it could detect increases in the USB load and adjust the duty cycle appropriately, even to the point where the schedules are never disabled. The assumption here is that the USB is moving data and the CPU will be required to process the data streams.

It is suggested that in order to provide a complete solution for the system, the companion host controllers should also provide a similar method to allow system software to inhibit the companion host controller from accessing it's shared memory based data structures (schedule lists or otherwise).

48.4.3.14 Port Test Modes

EHCI host controllers must implement the port test modes **Test J_State**, **Test K_State**, **Test_Packet**, **Test Force_Enable**, and **Test SE0_NAK** as described in the USB Specification Revision 2.0. The system is only allowed to test ports that are owned by the EHCI controller (e.g. *CF-bit* is a one and *PortOwner* bit is a zero). System software is allowed to have at most one port in test mode at a time. Placing more than one port in test mode will yield undefined results. The required, per port test sequence is (assuming the *CF-bit* in the CONFIGFLAG register is a one):

- Disable the periodic and asynchronous schedules by setting the *Asynchronous Schedule Enable* and *Periodic Schedule Enable* bits in the USBCMD register to a zero.
- Place all enabled root ports into the suspended state by setting the *Suspend* bit in each appropriate PORTSC register to a one.
- Set the *Run/Stop* bit in the USBCMD register to a zero and wait for the *HCHalted* bit in the USBSTS register, to transition to a one. Note that an EHCI host controller implementation may optionally allow port testing with the *Run/Stop* bit set to a one. However, all host controllers must support port testing with *Run/Stop* set to a zero and *HCHalted* set to a one.
- Set the *Port Test Control* field in the port under test PORTSC register to the value corresponding to the desired test mode. If the selected test is **Test_Force_Enable**, then the *Run/Stop* bit in the USBCMD register must then be transitioned back to one, in order to enable transmission of SOFs out of the port under test.
- When the test is complete, system software must ensure the host controller is halted (*HCHalted* bit is a one) then it terminates and exits test mode by setting the RST bit (USBCMD register) to a one.

48.4.3.15 Interrupts

The EHCI Host Controller hardware provides interrupt capability based on a number of sources. There are several general groups of interrupt sources:

- Interrupts as a result of executing transactions from the schedule (success and error conditions),
- Host controller events (Port change events, etc.), and
- Host Controller error events

All transaction-based sources are maskable through the Host Controller's Interrupt Enable register (USBINTR, see Section 48.4.1.6.3, "USB Interrupt Enable Register (USBINTR)"). Additionally, individual transfer descriptors can be marked to generate an interrupt on completion. This section describes each interrupt source and the processing that occurs in response to the interrupt.

During normal operation, interrupts may be immediate or deferred until the next interrupt threshold occurs. The interrupt threshold is a tunable parameter via the *Interrupt Threshold Control* field in the USBCMD register. The value of this register controls when the host controller will generate an interrupt on behalf of normal transaction execution. When a transaction completes during an interrupt interval period, the interrupt signaling the completion of the transfer will not occur until the interrupt threshold occurs. For example, the default value is eight microframes. This means that the host controller will not generate interrupts any more frequently than once every eight microframes.

Section , "Host System Error" details the effects of a host system error.

If an interrupt has been scheduled to be generated for the current interrupt threshold interval, the interrupt is not signaled until after the status for the last complete transaction in the interval has been written back to host memory. This may sometimes result in the interrupt not being signaled until the next interrupt threshold.

Initial interrupt processing is the same, regardless of the reason for the interrupt. When an interrupt is signaled by the hardware, CPU control is transferred to host controller's USB interrupt handler. The precise mechanism to accomplish the transfer is OS specific. For this discussion it is just assumed that control is received. When the interrupt handler receives control, its first action is to reads the USBSTS (USB Status Register). It then acknowledges the interrupt by clearing all of the interrupt status bits by writing ones to these bit positions. The handler then determines whether the interrupt is due to schedule processing or some other event. After acknowledging the interrupt, the handler (via an OS-specific mechanism), schedules a deferred procedure call (DPC) which will execute later. The DPC routine processes the results of the schedule execution. The precise mechanisms used are beyond the scope of this document.

The host controller is not required to negate a currently active interrupt condition when software clears the interrupt enables in the USBINR register (see Section 48.4.1.6.3, “USB Interrupt Enable Register (USBINTR)). The only reliable method software should use for acknowledging an interrupt is by transitioning the appropriate status bits in the USB Status Register (USBSTS) from 1 to 0.

48.4.3.15.1 Transfer/Transaction Based Interrupts

These interrupt sources are associated with transfer and transaction progress. They are all dependent on the next interrupt threshold.

Transaction Error

A transaction error is any error that caused the host controller to think that the transfer did not complete successfully. Table 48-84 lists the events/responses that the host can observe as a result of a transaction. The effects of the error counter and interrupt status are summarized in the following paragraphs. Most of these errors set the *XactErr* status bit in the appropriate interface data structure.

There is a small set of protocol errors that relate only when executing a queue head and fit under the umbrella of a WRONG PID error that are significant to explicitly identify. When these errors occur, the *XactErr* status bit in the queue head is set and the *CErr* field is decremented. When the *PIDCode* indicates a SETUP, the following responses are protocol errors and result in *XactErr* bit being set to a one and the *CErr* field being decremented.

- *EPS* field indicates a high-speed device and it returns a Nak handshake to a SETUP.
- *EPS* field indicates a high-speed device and it returns a Nyet handshake to a SETUP.
- *EPS* field indicates a low- or full-speed device and the complete-split receives a Nak handshake.

Table 48-84. Summary of Transaction Errors

Event / Result	Queue Head/qTD/iTD/siTD Side-effects		USB Status Register (USBSTS)
	Cerr	Status Field	USBERRINT
CRC	-1	XactErr set to a one.	1[1]
Timeout	-1	XactErr set to a one.	1[1]
Bad PID[2]	-1	XactErr set to a one.	1[1]
Babble	N/A	Section Serial Bus Babble	1
Buffer Error	N/A	Section Data Buffer Error	

1 If occurs in a queue head, then *USBERRINT* is asserted only when *CErr* counts down from a one to a zero. In addition the queue is halted, see Section , “Halting a Queue Head”.

2 The host controller received a response from the device, but it could not recognize the PID as a valid PID.

Serial Bus Babble

When a device transmits more data on the USB than the host controller is expecting for this transaction, it is defined to be babbling. In general, this is called a *Packet Babble*. When a device sends more data than the *Maximum Length* number of bytes, the host controller sets the *Babble Detected* bit to a one and halts the endpoint if it is using a queue head (see Section , “Halting a Queue Head”). *Maximum Length* is defined as the minimum of *Total Bytes to Transfer* and *Maximum Packet Size*. The *CErr* field is not decremented for a packet babble condition (only applies to queue heads). A babble condition also exists if IN transaction is in progress at High-speed EOF2 point. This is called a frame babble. A frame babble condition is recorded into the appropriate schedule data structure. In addition, the host controller must disable the port to which the frame babble is detected.

The *USBERRINT* bit in the USBSTS register is set to a one and if the *USB Error Interrupt Enable* bit in the USBINTR register is a one, then a hardware interrupt is signaled to the system at the next interrupt threshold. The host controller must never start an OUT transaction that will babble across a microframe EOF.

NOTE

When a host controller detects a data PID mismatch, it must either disable the packet babble checking for the duration of the bus transaction, or do packet babble checking based solely on *Maximum Packet Size*. The USB core specification defines the requirements on a data receiver when it receives a data PID mismatch (e.g. expects a DATA0 and gets a DATA1 or visa-versa). In summary, it must ignore the received data and respond with an ACK handshake, in order to advance the transmitter's data sequence.

The EHCI interface allows System software to provide buffers for a Control, Bulk or Interrupt IN endpoint that are not an even multiple of the maximum packet size specified by the device. Whenever a device misses an ACK for an IN endpoint, the host and device are out of synchronization with respect to the progress of the data transfer. The host controller may have advanced the transfer to a buffer that is less than maximum packet size. The device will re-send its maximum packet size data packet, with the original data PID, in response to the next IN token. In order to properly manage the bus protocol, the host controller must disable the packet babble check when it observes the data PID mismatch.

Data Buffer Error

This event indicates that an overrun of incoming data or a underrun of outgoing data has occurred for this transaction. This would generally be caused by the host controller not being able to access required data buffers in memory within necessary latency requirements. These conditions are not considered transaction

errors, and do not effect the error count in the queue head. When these errors do occur, the host controller records the fact the error occurred by setting the *Data Buffer Error* bit in the queue head, iTD or siTD.

If the data buffer error occurs on a non-isochronous IN, the host controller will not issue a handshake to the endpoint. This will force the endpoint to resend the same data (and data toggle) in response to the next IN to the endpoint.

If the data buffer error occurs on an OUT, the host controller must corrupt the end of the packet so that it cannot be interpreted by the device as a good data packet. Simply truncating the packet is not considered acceptable. An acceptable implementation option is to 1's complement the CRC bytes and send them. There are other options suggested in the Transaction Translator section of the USB Specification Revision 2.0.

USB Interrupt (Interrupt on Completion (IOC))

Transfer Descriptors (iTDs, siTDs, and queue heads (qTDs)) contain a bit that can be set to cause an interrupt on their completion. The completion of the transfer associated with that schedule item causes the USB Interrupt (USBINT) bit in the USBSTS register to be set to a one. In addition, if a short packet is encountered on an IN transaction associated with a queue head, then this event also causes USBINT to be set to a one. If the USB Interrupt Enable bit in the USBINTR register is set to a one, a hardware interrupt is signaled to the system at the next interrupt threshold. If the completion is because of errors, the *USBERRINT* bit in the USBSTS register is also set to a one.

Short Packet

Reception of a data packet that is less than the endpoint's Max Packet size during Control, Bulk or Interrupt transfers signals the completion of the transfer. Whenever a short packet completion occurs during a queue head execution, the *USBINT* bit in the USBSTS register is set to a one. If the *USB Interrupt Enable* bit is set in the USBINTR register, a hardware interrupt is signaled to the system at the next interrupt threshold.

48.4.3.15.2 Host Controller Event Interrupts

These interrupt sources are independent of the interrupt threshold (with the one exception being the Interrupt on Async Advance, see Section , "Interrupt on Async Advance").

Port Change Events

Port registers contain status and status change bits. When the status change bits are set to a one, the host controller sets the *Port Change Detect* bit in the USBSTS register to a one. If the *Port Change Interrupt Enable* bit in the USBINTR register is a one, then the host controller will issue a hardware interrupt. The port status change bits include:

- Connect Status Change
- Port Enable/Disable Change
- Over-current Change
- Force Port Resume

Frame List Rollover

This event indicates that the host controller has wrapped the frame list. The current programmed size of the frame list effects how often this interrupt occurs. If the frame list size is 1024, then the interrupt will occur every 1024 milliseconds, if it is 512, then it will occur every 512 milliseconds, etc. When a frame list rollover is detected, the host controller sets the *Frame List Rollover* bit in the USBSTS register to a one. If the *Frame List Rollover Enable* bit in the USBINTR register is set to a one, the host controller issues a hardware interrupt. This interrupt is not delayed to the next interrupt threshold.

Interrupt on Async Advance

This event is used for deterministic removal of queue heads from the asynchronous schedule. Whenever the host controller advances the on-chip context of the asynchronous schedule, it evaluates the value of the *Interrupt on Async Advance Doorbell* bit in the USBCMD register. If it is a one, it sets the *Interrupt on Async Advance* bit in the USBSTS register to a one. If the *Interrupt on Async Advance Enable* bit in the USBINTR register is a one, the host controller issues a hardware interrupt at the next interrupt threshold. A detailed explanation of this feature is described in Section 48.4.3.8.2, “Removing Queue Heads from Asynchronous Schedule”.

Host System Error

The host controller is a bus master and any interaction between the host controller and the system may experience errors. The type of host error may be catastrophic to the host controller (such as a Master Abort) making it impossible for the host controller to continue in a coherent fashion. In the presence of non-catastrophic host errors, such as parity errors, the host controller could potentially continue operation. The recommended behavior for these types of errors is to escalate it to a catastrophic error and halt the host controller. Host-based error must result in the following actions:

- The *Run/Stop* bit in the USBCMD register is set to a zero.
- The following bits in the USBSTS register are set:
  - *Host System Error* bit is to a one.
  - *HCHalted* bit is set to a one.
- If the *Host System Error Enable* bit in the USBINTR register is a one, then the host controller will issue a hardware interrupt. This interrupt is not delayed to the next interrupt threshold. Table 48-85 summarizes the required actions taken on the various host errors.

Table 48-85. Summary Behavior of EHCI Host Controller on Host System Errors

Cycle Type	Master Abort	Target Abort	Data Phase Parity
Frame list pointer fetch (read)	Fatal	Fatal	Fatal [o]
siTD fetch (read)	Fatal	Fatal	Fatal [o]
siTD status write-back (write)	Fatal [o]	Fatal [o]	Fatal [o]
iTD fetch (read)	Fatal	Fatal	Fatal [o]

Table 48-85. Summary Behavior of EHCI Host Controller on Host System Errors (continued)

iTD status write-back (write)	Fatal [o]	Fatal [o]	Fatal [o]
qTD fetch (read)	Fatal	Fatal	Fatal [o]
qHD status write-back (write)	Fatal [o]	Fatal [o]	Fatal [o]
Data write	Fatal [o]	Fatal [o]	Fatal [o]
Data read	Fatal	Fatal	Fatal [o]

[o] Potentially, a host controller implementation could continue operation without a halt. However, the recommended behavior is to halt the host controller.

NOTE

After a Host System Error, software must reset the host controller via the RST bit in the USBCMD register before re-initializing and restarting the host controller.

48.4.4 EHCI Deviation

For the purposes a dual-role Host/Device controller with support for On-The-Go applications, it is necessary to deviate from the Enhanced Host Controller Interface Specification for Universal Serial Bus, Revision 0.95, November 2000, Intel Corporation. http://www.intel.com. Device operation and On-The-Go operation is not specified in the EHCI and thus the implementation supported in this core is proprietary. The host mode operation of the core is near EHCI compatible with few minor differences documented in this section.

The particulars of the deviations occur in the areas summarized here:

- Embedded Transaction Translator – Allows direct attachment of FS and LS devices in host mode without the need for a companion controller.
- Device operation - In host mode the device operational registers are generally disabled and thus device mode is mostly transparent when in host mode. However, there are a couple exceptions documented in the following sections.
- Embedded design interface - This core does not a PCI Interface and therefore the PCI configuration registers described in the EHCI specification are not applicable.
- On-The-Go Operation - This design includes an On-The-Go controller for Port #1.

48.4.4.1 Embedded Transaction Translator Function

The ARC USB-HS OTG High-Speed USB On-The-Go OTG controller supports directly connected full and low speed devices without requiring a companion controller by including the capabilities of a USB 2.0 high speed hub transaction translator. Although there is no separate Transaction Translator block in the system, the transaction translator function normally associated with a high speed hub has been implemented within the DMA and Protocol engine blocks. The embedded transaction translator function

is an extension to EHCI interface, but makes use of the standard data structures and operational models that exist in the EHCI specification to support full and low speed devices.

48.4.4.1.1 Capability Registers

The following additions have been added to the capability registers to support the embedded Transaction Translator Function:

- N_TT added to HCSPARAMS – Host Control Structural Parameters
- N_PTT added to HCSPARAMS – Host Control Structural Parameters

48.4.4.1.2 Operational Registers

The following additions have been added to the operational registers to support the embedded TT:

- is a new register.
- Addition of two-bit Port Speed (PSPD) to the PORTSC*x* registers.

48.4.4.1.3 Discovery

In a standard EHCI controller design, the EHCI host controller driver detects a Full speed (FS) or Low speed (LS) device by noting if the port enable bit is set after the port reset operation. The port enable will only be set in a standard EHCI controller implementation after the port reset operation and when the host and device negotiate a High-Speed connection (that is, chirp completes successfully).

Since this controller has an embedded Transaction Translator, the port enable will always be set after the port reset operation regardless of the result of the host device chirp result and the resulting port speed will be indicated by the PSPD field in the PORTSC*x* register.

Therefore, the standard EHCI host controller driver requires an alteration to handle directly connected Full and Low speed devices or hubs.

The change is a fundamental one in that is summarized in Table 48-86:

Table 48-86. Summary of EHCI

Standard EHCI	EHCI with embedded Transaction Translator
After port enable bit is set following a connection and reset sequence, the device/hub is assumed to be HS.	After port enable bit is set following a connection and reset sequence, the device/hub speed is noted from PORTSCx.
FS and LS devices are assumed to be downstream from a HS hub thus, all port-level control is performed through the Hub Class to the nearest Hub.	FS and LS device can be either downstream from a HS hub or directly attached. When the FS/LS device is downstream from a HS hub, then port-level control is done using the Hub Class through the nearest Hub. When a FS/LS device is directly attached, then port-level control is accomplished using PORTSCx.
FS and LS devices are assumed to be downstream from a HS hub with HubAddr=X. **[where HubAddr > 0 and HubAddr is the address of the Hub where the bus transitions from HS to FS/LS (that is, Split target hub)]**	FS and LS device can be either downstream from a HS hub with HubAddr = X **[HubAddr > 0]** or directly attached **[where HubAddr = 0 and HubAddr is the address of the Root Hub where the bus transitions from HS to FS/LS (that is, Split target hub is the root hub)**

48.4.4.1.4 Data Structures

The same data structures used for FS/LS transactions though a HS hub are also used for transactions through the Root Hub with sm embedded Transaction Translator. Here it is demonstrated how the Hub Address and Endpoint Speed fields should be set for directly attached FS/LS devices and hubs:

1. QH (for direct attach FS/LS) – Async. (Bulk/Control Endpoints) Periodic (Interrupt)
   - Hub Address = 0
   - Transactions to direct attached device/hub.
     - QH.EPS = Port Speed
   - Transactions to a device downstream from direct attached FS hub.
     - QH.EPS = Downstream Device Speed

Note: When QH.EPS = 01 (LS) and PORTSCx.PSPD = 00 (FS), a LS-pre-pid will be sent before the transmitting LS traffic.

     - Maximum Packet Size must be less than or equal 64 or undefined behavior may result.
2. siTD (for direct attach FS) – Periodic (ISO Endpoint)
   - All FS ISO transactions:
     - Hub Address = 0
     - siTD.EPS = 00 (full speed)
       - Maximum Packet Size must less than or equal to 1023 or undefined behavior may result.

48.4.4.1.5 Operational Model

The operational models are well defined for the behavior of the Transaction Translator (see Universal Serial Bus Specification, Revision 2.0, April 2000, Compaq, Hewlett-Packard, Intel, Lucent, Microsoft, NEC, Philips. http://www.usb.org) and for the EHCI controller moving packets between system memory and a USB-HS hub. Since the embedded Transaction Translator exists within the host controller there is no physical bus between EHCI host controller driver and the USB FS/LS bus. These sections will briefly discuss the operational model for how the EHCI and Transaction Translator operational models are combined without the physical bus between. The following sections assume the reader is familiar with both the EHCI and USB 2.0 Transaction Translator operational models.

Micro- frame Pipeline

The EHCI operational model uses the concept of H-frames and B-frames to describe the pipeline between the Host (H) and the Bus (B). The embedded Transaction Translator shall use the same pipeline algorithms specified in the USB 2.0 specification for a Hub-based Transaction Translator.

All periodic transfers always begin at B-frame 0 (after SOF) and continue until the stored periodic transfers are complete. As an example of the microframe pipeline implemented in the embedded Transaction Translator, all periodic transfers that are tagged in EHCI to execute in H-frame 0 will be ready to execute on the bus in B-frame 0.

It is important to note that when programming the S-mask and C-masks in the EHCI data structures to schedule periodic transfers for the embedded Transaction Translator, the EHCI host controller driver must follow the same rules specified in EHCI for programming the S-mask and C-mask for downstream Hub-based Transaction Translators.

Once periodic transfers are exhausted, any stored asynchronous transfer will be moved. Asynchronous transfers are opportunistic in that they shall execute whenever possible and their operation is not tied to H-frame and B-frame boundaries with the exception that an asynchronous transfer can not babble through the SOF (start of B-frame 0.)

Split State Machines

The start and complete split operational model differs from EHCI slightly because there is no bus medium between the EHCI controller and the embedded Transaction Translator. Where a start or complete-split operation would occur by requesting the split to the HS hub, the start/complete split operation is simple an internal operation to the embedded Transaction Translator. Table 48-87 summarizes the conditions where handshakes are emulated from internal state instead of actual handshakes to HS split bus traffic.

Table 48-87. Summary of the Conditions of Handshakes

Condition	Emulate TT Response
Start-Split: All asynchronous buffers full.	NAK
Start-Split: All periodic buffers full.	ERR
Start-Split: Success for start of Async. Transaction.	ACK
Start-Split: Start Periodic Transaction.	No Handshake (Ok)
Complete-Split: Failed to find transaction in queue.	Bus Time Out
Complete-Split: Transaction in Queue is Busy.	NYET
Complete-Split: Transaction in Queue is Complete.	[Actual Handshake from LS/FS device]

Note: The un-shaded cells represent Start-Splits and the shaded cells represent Complete-Splits.

Asynchronous Transaction Scheduling and Buffer Management

The following USB 2.0 specification items are implemented in the embedded Transaction Translator:

USB 2.0 – 11.17.3

- Sequencing is provided & a packet length estimator ensures no full-speed/low-speed packet babbles into SOF time.

USB 2.0 – 11.17.4

- Transaction tracking for 2 data pipes.

USB 2.0 – 11.17.5

- Clear_TT_Buffer capability provided though the use of the register.

Periodic Transaction Scheduling and Buffer Management

The following USB 2.0 specification items are implemented in the embedded Transaction Translator:

USB 2.0 – 11.18.6.[1-2]

- Abort of pending start-splits
  - EOF (and not started in microframes 6)
  - Idle for more than 4 microframes
- Abort of pending complete-splits
  - EOF
  - Idle for more than 4 microframes

USB 2.0 – 11.18.[7-8]

- Transaction tracking for up to 16 data pipes.
- Some applications may not require transaction tracking up to a maximum of 16 periodic data pipes. The option to limit the tracking to only 4 periodic data pipes exists in the by changing the configuration constant VUSB_HS_TT_PERIODIC_CONTEXTS to 4. The result is a significant gate count savings to the core given the limitations implied.

CAUTION	**Note:** Limiting the number of tracking pipes in the EMBedded –TT to four (4) will impose the restriction that no more than 4 periodic transactions (INTERRUPT/ISOCHRONOUS) can be scheduled through the embedded-TT per frame. The number 16 was chosen in the USB specification because it is sufficient to ensure that the high-speed to full-speed periodic pipeline can remain full. Keeping the pipeline full puts no constraint on the number of periodic transactions that can be scheduled in a frame and the only limit becomes the flight time of the packets on the bus.

- Complete-split transaction searching.

Note: There is no data schedule mechanism for these transactions other than the microframe pipeline. The embedded TT assumes the number of packets scheduled in a frame does not exceed the frame duration (1 ms) or else undefined behavior may result.

Multiple Transaction Translators

The maximum number of embedded Transaction Translators that is currently supported is one as indicated by the N_TT field in the Host Control Structural Parameters Register (HCSPARAMS) register.

48.4.4.2 Device Operation

The co-existence of a device operational controller within the host controller has little effect on EHCI compatibility for host operation except as noted in this section.

48.4.4.3 USBMODE Register

Given that the dual-role controller is initialized in neither host nor device mode, the USB Device Mode Register (USBMODE) register must be programmed for host operation before the EHCI host controller driver can begin EHCI host operations.

48.4.4.3.1 Non-Zero Fields the Register File.

Some of the reserved fields and reserved addresses in the capability registers and operational register have use in device mode, the following must be adhered to:

- Write operations to all EHCI reserved fields (some of which are device fields) with the operation registers should always be written to zero. This is an EHCI requirement of the device controller driver that must be adhered to.
- Read operations by the host controller must properly mask EHCI reserved fields (some of which are device fields) because fields that are used exclusive for device are undefined in host mode.

48.4.4.3.2 SOF Interrupt

This SOF Interrupt used for device mode is shared as a free running 125 µs interrupt for host mode. EHCI does not specify this interrupt, but it has been added for convenience and as a potential software time base. See Section 48.4.1.6.2, “USB Status Register (USBSTS)” and Section 48.4.1.6.3, “USB Interrupt Enable Register (USBINTR)”.

48.4.4.4 Embedded Design Interface

This is an Embedded USB Host Controller as defined by the EHCI specification and thus does not implement the PCI configuration registers.

48.4.4.4.1 Frame Adjust Register

Given that the optional PCI configuration registers are not included in this implementation, there is no corresponding bit level timing adjustments like is provided by the Frame Adjust register in the PCI configuration registers. Starts of microframes are timed precisely to 125 us using the transceiver clock as a reference clock. i.e. 60 Mhz transceiver clock for 8-bit physical interfaces and full-speed serial interfaces or 30 Mhz transceiver clock for 16-bit physical interfaces.

48.4.4.5 Miscellaneous Variations from EHCI

48.4.4.5.1 Programmable Physical Interface Behavior

This design supports multiple Physical interfaces which can operate in differing modes when the core is configured with software programmable Physical Interface Modes. Software programmability allows the selection of the Physical interface part during the board design phase instead of during the chip design phase. The control bits for selecting the Physical Interface operating mode have been added to the PORTSC*x* registers, providing a capability that is not defined by EHCI.

48.4.4.5.2 Discovery

Port Reset

The port connect methods specified by EHCI require setting the port reset bit in the Port Status Control *x* Registers (*x* = 1…8) register for a duration of 10 ms. Due to the complexity required to support the attachment of devices that are not high speed there are counter already present in the design that can count the 10ms reset pulse to alleviate the requirement of the software to measure this duration. Therefore, the basic connection is then summarized as the following:

- [Port Change Interrupt] Port connect change occurs to notify the host controller driver that a device has attached.
- Software shall write a '1' to the reset the device.
- Software shall write a '0' to the reset the device after 10 ms.
  - This step, which is necessary in a standard EHCI design, may be omitted with this implementation. Should the EHCI host controller driver attempt to write a '0' to the reset bit while a reset is in progress the write will simple be ignored and the reset will continue until completion.
- [Port Change Interrupt] Port enable change occurs to notify the host controller that the device in now operational and at this point the port speed has been determined.

Port Speed Detection

After the port change interrupt indicates that a port is enabled, the EHCI stack should determine the port speed. Unlike the EHCI implementation which will re-assign the port owner for any device that does not connect at High-Speed, this host controller supports direct attach of non High-Speed devices. Therefore, the following differences are important regarding port speed detection:

- Port Owner is read-only and always reads 0.
- A 2-bit Port Speed indicator has been added to PORTSC to provide the current operating speed of the port to the host controller driver.
- A 1-bit High Speed indicator has been added to PORTSC to signify that the port is in High-Speed vs. Full/Low Speed – *This information is redundant with the 2-bit Port Speed indicator above.*

48.4.4.5.3 Port Test Mode

Port Test Control mode behaves fully as described in EHCI since the release of revision 3.2.1. In earlier product revisions, the test packet mode was not EHCI compatible. An alternate host controller driver procedure is no longer necessary or supported.

48.4.5 Device Data Structures

This section defines the interface data structures used to communicate control, status, and data between Device Controller Driver (DCD) Software and the Device Controller. The data structure definitions in this chapter support a 32-bit memory buffer address space. The interface consists of device Queue Heads and Transfer Descriptors.

Note: Software must ensure that no interface data structure reachable by the Device Controller spans a 4K-page boundary.

The data structures defined in the chapter are (from the device controller's perspective) a mix of read-only and read/ writable fields. The device controller must preserve the read-only fields on all data structure writes.

The ARC USB-HS OTG High-Speed USB On-The-Go core includes DCD Software called the USB 2.0 Device API. The Device API provides an easy to use Application Program Interface for developing device (peripheral) applications using the ARC USB-HS OTG High-Speed USB On-The-Go core. The Device API incorporates and abstracts for the application developer all of the elements of the program interface.



Figure 48-79. Endpoint Queue Head Organization

Device queue heads are arranged in an array in a continuous area of memory pointed to by the *ENDPOINTLISTADDR* pointer. The even –numbered device queue heads in the list support receive endpoints (OUT/SETUP) and the odd-numbered queue heads in the list are used for transmit endpoints (IN/INTERRUPT). The device controller will index into this array based upon the endpoint number received from the USB bus. All information necessary to respond to transactions for all primed transfers is contained in this list so the Device Controller can readily respond to incoming requests without having to traverse a linked list.

NOTE The Endpoint Queue Head List must be aligned to a 2k boundary.

48.4.5.1 Endpoint Queue Head (dQH)

The device Endpoint Queue Head (dQH) is where all transfers are managed. The dQH is a 48-byte data structure, but must be aligned on 64-byte boundaries. During priming of an endpoint, the dTD (device transfer descriptor) is copied into the overlay area of the dQH, which starts at the nextTD pointer DWord and continues through the end of the buffer pointers DWords. After a transfer is complete, the dTD status

DWord is updated in the dTD pointed to by the currentTD pointer. While a packet is in progress, the overlay area of the dQH is used as a staging area for the dTD so that the Device Controller can access needed information with little minimal latency.



Figure 48-80. Endpoint Queue Head (dQH)

48.4.5.1.1 Endpoint Capabilities/Characteristics

This DWord specifies static information about the endpoint, in other words, this information does not change over the lifetime of the endpoint. Device Controller software should not attempt to modify this information while the corresponding endpoint is enabled.

Table 48-88. Endpoint Capabilities/Characteristics

Bit	Description
31:30	**Mult.** This field is used to indicate the number of packets executed per transaction description as given by the following: 00 – Execute N Transactions as demonstrated by the USB variable length packet protocol where N is computed using the Maximum Packet Length (dQH) and the Total Bytes field (dTD) 01 – Execute 1 Transaction. 10 – Execute 2 Transactions. 11 – Execute 3 Transactions. Note: Non-ISO endpoints must set Mult=”00”. Note: ISO endpoints must set Mult=”01”, “10”, or “11” as needed.

29	**Zero Length Termination Select.** This bit is used to indicate when a zero length packet is used to terminate transfers where to total transfer length is a multiple. This bit is not relevant for Isochronous 0 – Enable zero length packet to terminate transfers equal to a multiple of the Maximum Packet Length. (default). 1 – Disable the zero length packet on transfers that are equal in length to a multiple Maximum Packet Length.
28:27	**Reserved.** These bit reserved for future use and should be set to zero.
26:16	**Maximum Packet Length.** This directly corresponds to the maximum packet size of the associated endpoint (wMaxPacketSize). The maximum value this field may contain is 0x400 (1024).
15	**Interrupt On Setup (IOS).** This bit is used on control type endpoints to indicate if USBINT is set in response to a setup being received.
14:0	**Reserved.** Bits reserved for future use and should be set to zero.

48.4.5.1.2 Transfer Overlay

The seven DWords in the overlay area represent a transaction working space for the device controller. The general operational model is that the device controller can detect whether the overlay area contains a description of an active transfer. If it does not contain an active transfer, then it will not read the associated endpoint.

After an endpoint is readied, the dTD will be copied into this queue head overlay area by the device controller. Until a transfer is expired, software must not write the queue head overlay area or the associated transfer descriptor. When the transfer is complete, the device controller will write the results back to the original transfer descriptor and advance the queue.

See dTD for a description of the overlay fields.

48.4.5.1.3 Current dTD Pointer

The current dTD pointer is used by the device controller to locate the transfer in progress. This word is for Device Controller (hardware) use only and should not be modified by DCD software.

Table 48-89. Next dTD Pointer

Bit	Description
31:5	**Current dTD.** This field is a pointer to the dTD that is represented in the transfer overlay area. This field will be modified by the Device Controller to next dTD pointer during endpoint priming or queue advance.
4:0	**Reserved.** Bit reserved for future use and should be set to zero.

48.4.5.1.4 Set-up Buffer

The set-up buffer is dedicated storage for the 8-byte data that follows a set-up PID.

Note: Each endpoint has a TX and an RX dQH associated with it, and only the RX queue head is used for receiving setup data packets.

Table 48-90. Multiple Mode Control (HCCPARAMS)

DWord	Bits	Description
1	31:0	**Setup Buffer 0.** This buffer contains bytes 3 to 0 of an incoming setup buffer packet and is written by the device controller to be read by software.

2	31:0	**Setup Buffer 1.** This buffer contains bytes 7 to 4 of an incoming setup buffer packet and is written by the device controller to be read by software.

48.4.5.2 Endpoint Transfer Descriptor (dTD)

The dTD describes to the device controller the location and quantity of data to be sent/received for given transfer. The DCD should not attempt to modify any field in an active dTD except the Next Like Pointer, which should only be modified as described in section Managing Transfers with Transfer Descriptors.



Figure 48-81. Endpoint Transfer Descriptor (dTD)

Table 48-91. Next dTD Pointer

Bit	Description
31:5	**Next Transfer Element Pointer.** This field contains the physical memory address of the next dTD to be processed. The field corresponds to memory address signals [31:5], respectively.
4:1	**Reserved.** Bits reserved for future use and should be set to zero.
0	**Terminate (T).** 1=pointer is invalid. 0=Pointer is valid (points to a valid Transfer Element Descriptor). This bit indicates to the Device Controller that there are no more valid entries in the queue.

Table 48-92. dTD Token

Bit	Description
31	**Reserved.** Bit reserved for future use and should be set to zero.

30:16	**Total Bytes.** This field specifies the total number of bytes to be moved with this transfer descriptor. This field is decremented by the number of bytes actually moved during the transaction and only on the successful completion of the transaction. The maximum value software may store in the field is 5*4K(5000H). This is the maximum number of bytes 5 page pointers can access. Although it is possible to create a transfer up to 20K this assumes the 1st offset into the first page is 0. When the offset cannot be predetermined, crossing past the 5th page can be guaranteed by limiting the total bytes to 16K**. **Therefore, the maximum recommended transfer is 16K(4000H).** If the value of the field is zero when the host controller fetches this transfer descriptor (and the active bit is set), the device controller executes a zero-length transaction and retires the transfer descriptor. It is not a requirement for IN transfers that Total Bytes To Transfer be an even multiple of *Maximum Packet Length*. If software builds such a transfer descriptor for an IN transfer, the last transaction will always be less that *Maximum Packet Length*.
15	**Interrupt On Complete (IOC).** This bit is used to indicate if USBINT is to be set in response to device controller being finished with this dTD.
14:12	**Reserved**. Bits reserved for future use and should be set to zero.
11:10	**Multiplier Override (MultO).** This field can be used for transmit ISOs (that is, ISO-IN) to override the multiplier in the QH. This field must be zero for all packet types that are not transmit-ISO. Example: if QH.multiplier = 3; Maximum packet size = 8; Total Bytes = 15; MultiO = 0 [default] Three packets are sent: {Data2(8); Data1(7); Data0(0)} if QH.multiplier = 3; Maximum packet size = 8; Total Bytes = 15; MultiO = 2 Two packets are sent: {Data1(8); Data0(7)} For maximal efficiency, software should compute MultO = greatest integer of (Total Bytes / Max. Packet Size) except for the case when Total Bytes = 0; then MultO should be 1. Note: Non-ISO and Non-TX endpoints must set MultO=”00”.
9:8	**Reserved**. Bits reserved for future use and should be set to zero.
7:0	**Status.** This field is used by the Device Controller to communicate individual command execution states back to the Device Controller software. This field contains the status of the last transaction performed on this qTD. The bit encodings are: Bit Status Field Description 7 Active. 6 Halted. 5 Data Buffer Error. 3 Transaction Error. 4,2,0Reserved.

Table 48-93. dTD Buffer Page Pointer List

Bit	Description
31:12	**Buffer Pointer.** Selects the page offset in memory for the packet buffer. Non virtual memory systems will typically set the buffer pointers to a series of incrementing integers.
0;11:0	**Current Offset.** Offset into the 4kb buffer where the packet is to begin.
1;10:0	**Frame Number.** Written by the device controller to indicate the frame number in which a packet finishes. This is typically be used to correlate relative completion times of packets on an ISO endpoint.

48.4.6 Device Operational Model

The function of the device operation is to transfer a request in the memory image to and from the Universal Serial Bus. Using a set of linked list **transfer descriptors**, pointed to by a **queue head**, the device controller will perform the data transfers. The following sections explain the use of the device controller from the device controller driver (DCD) point-of-view and further describe how specific USB bus events relate to status changes in the device controller programmer's interface.

The ARC USB-HS OTG High-Speed USB On-The-Go is shipped with a DCD called the ARC USB-HS OTG High-Speed USB On-The-Go Device API. The ARC USB-HS OTG High-Speed USB On-The-Go Device API provides an easy to use application interface for developing USB device (peripheral) applications. The ARC USB-HS OTG High-Speed USB On-The-Go Device API incorporates and abstracts for the application developer all of the information contained in the device operational model. For more information on the ARC USB-HS OTG High-Speed USB On-The-Go Device API, see the software design document for the precise USB 2.0 device API.

48.4.6.1 Device Controller Initialization

After hardware reset, the device is disabled until the Run/Stop bit is set to a ‘1’. In the disabled state, the pull-up on the USB D+ is not active which prevents an attach event from occurring. At a minimum, it is necessary to have the queue heads setup for endpoint zero before the device attach occurs. Shortly after the device is enabled, a USB reset will occur followed by setup packet arriving at endpoint 0. A Queue head must be prepared so that the device controller can store the incoming setup packet.

In order to initialize a device, the software should perform the following steps:

1. Set Controller Mode in the USBMODE register to device mode.
2. Allocate and Initialize device queue heads in system memory.

Note: Transitioning from host mode to device mode requires a device controller reset before modifying USBMODE.

   — Minimum: Initialize device queue heads 0 Tx & 0 Rx.
   — For information on device queue heads, see Section 48.4.5, “Device Data Structures.”

Note: All device queue heads must be initialized for control endpoints must be initialized before the endpoint is enabled. Non-Control device queue heads before the endpoint can be used.

3. Configure ENDPOINTLISTADDR Pointer.
   — For additional information on ENDPOINTLISTADDR, see the register table.
4. Enable the microprocessor interrupt associated with the ARC USB-HS OTG High-Speed USB On-The-Go core.
   — Recommended: enable all device interrupts including: USBINT, USBERRINT, Port Change Detect, USB Reset Received, DCSuspend.
   — For a list of available interrupts see the register tables in Section 48.4.1.6.3, “USB Interrupt Enable Register (USBINTR)” and Section 48.4.1.6.2, “USB Status Register (USBSTS)”.
5. Set Run/Stop bit to Run Mode in USB CMD register.

— After the Run bit is set, a device reset will occur. The DCD must monitor the reset event and adjust the software state as described in the Bus Reset section of the following Port State and Control section below.

NOTE

Endpoint 0 is designed as a control endpoint only and does not need to be configured using ENDPTCTRL0 register. It is also not necessary to initially prime Endpoint 0 because the first packet received will always be a setup packet. The contents of the first setup packet will require a response in accordance with USB device framework (Chapter 9) command set.

48.4.6.2 Port State and Control

From a chip or system reset, the device controller enters the *powered* state. A transition from the *powered* state to the *attach* state occurs when the Run/Stop bit is set to a '1'. After receiving a reset on the bus, the port will enter the *defaultFS or defaultHS* state in accordance with the reset protocol described in Appendix C.2 of the USB Specification Rev. 2.0. The following state diagram depicts the state of a USB 2.0 device.



Figure 48-82. Device State Diagram

States *powered, attach, defaultFS/HS, suspendFS/HS* are implemented in the device controller and are communicated to the DCD using the following status bits:

Table 48-94. Device Controller State Information Bits

Bit	Register
DCSuspend	USB Status Register (USBSTS)
USB Reset Received	USBSTS
Port Change Detect	USBSTS
High-Speed Port	Port Status Control x Registers (PORTSCx, x = 1…8)

It is the responsibility of the DCD to maintain a state variable to differentiate between the *DefaultFS/HS* state and the *Address/Configured* states. Change of state from *Default* to *Address* and the *Configured* states is part of the enumeration process described in the device framework section of the USB 2.0 Specification.

As a result of entering the *Address* state, the device address register (DEVICEADDR) must be programmed by the DCD.

Entry into the *Configured* indicates that all endpoints to be used in the operation of the device have been properly initialized by programming the ENDPTCTRLx registers and initializing the associated queue heads.

48.4.6.2.1 Bus Reset

A bus reset is used by the host to initialize downstream devices. When a bus reset is detected, the device controller will renegotiate its attachment speed, reset the device address to 0, and notify the DCD by interrupt (assuming the USB Reset Interrupt Enable is set). After a reset is received, all endpoints (except endpoint 0) are disabled and any primed transactions will be cancelled by the device controller. The concept of priming will be clarified below, but the DCD must perform the following tasks when a reset is received:

Clear all setup token semaphores by reading the ENDPTSETUPSTAT register and writing the same value back to the ENDPTSETUPSTAT register.

Clear all the endpoint complete status bits by reading the ENDPTCOMPLETE register and writing the same value back to the ENDPTCOMPLETE register.

Cancel all primed status by waiting until all bits in the ENDPTPRIME register are 0 and then writing 0xFFFFFFFF to the ENDPTFLUSH register.

Read the reset bit in the PORTSC*x* register and make sure that it is still active. A USB reset will occur for a minimum of 3 ms and the DCD must reach this point in the reset cleanup before the end of the reset occurs, otherwise a hardware reset of the device controller is recommended (rare).

- A hardware reset can be performed by writing a one to the device controller reset bit in the USBCMD reset. Note: a hardware reset will cause the device to detach from the bus by clearing the Run/Stop bit. Thus, the DCD must completely re-initialize the device controller after a hardware reset.

Free all allocated dTDs because they will no longer be executed by the device controller. If this is the first time the DCD is processing a USB reset event, then it is likely that no dTDs have been allocated.

At this time, the DCD may release control back to the OS because no further changes to the device controller are permitted until a Port Change Detect is indicated.

After a Port Change Detect, the device has reached the default state and the DCD can read the PORTSC*x*, register to determine if the device is operating in FS or HS mode. At this time, the device controller has reached normal operating mode and DCD can begin enumeration according to Chapter 9 (“Device Framework”) of the USB Specification.

Note: The device DCD may use the FS/HS mode information to determine the bandwidth mode of the device.

In some applications, it may not be possible to enable one or more pipes while in FS mode. *Beyond the data rate issue, there is no difference in DCD operation between FS and HS modes.*

48.4.6.2.2 Suspend/Resume

Suspend

Suspend Description

In order to conserve power, USB devices automatically enter the suspended state when the device has observed no bus traffic for a specified period. When suspended, the USB device maintains any internal status, including its address and configuration. Attached devices must be prepared to suspend at any time they are powered, regardless of if they have been assigned a non-default address, are configured, or neither. Bus activity may cease due to the host entering a suspend mode of its own. In addition, a USB device shall also enter the suspended state when the hub port it is attached to is disabled.

A USB device exits suspend mode when there is bus activity. A USB device may also request the host to exit suspend mode or selective suspend by using electrical signaling to indicate remote wakeup. The ability of a device to signal remote wakeup is optional. If the USB device is capable of remote wakeup signaling, the device must support the ability of the host to enable and disable this capability. When the device is reset, remote wakeup signaling must be disabled.

Suspend Operational Model

The device controller moves into the suspend state when suspend signaling is detected or activity is missing on the upstream port for more than a specific period. After the device controller enters the suspend state, the DCD is notified by an interrupt (assuming *DC Suspend Interrupt* is enabled). When the *DCSuspend* bit in the PORTSCx register is set to 1, the device controller is suspended.

DCD response when the device controller is suspended is application specific and may involve switching to low power operation.

Information on the bus power limits in suspend state can be found in USB 2.0 specification.

Note: Review system level clocking issues defined in section (Ref: Signals-Clocking) for the clocking requirements of a suspended device controller.

Resume

If the device controller is suspended, its operation is resumed when any non-idle signaling is received on its upstream facing port. In addition, the device can signal the system to resume operation by forcing

resume signaling to the upstream port. Resume signaling is sent upstream by writing 1 to the Resume bit in the in the PORTSC*x* register while the device is in suspend state. Sending resume signal to an upstream port should cause the host to issue resume signaling and bring the suspended bus segment (one more devices) back to the active condition.

Note: Before resume signaling can be used, the host must enable it by using the Set Feature command defined in device framework (chapter 9) of the USB 2.0 Specification.

Port Test Modes

Contact ARC International for port test mode capabilities.

48.4.6.2.3 Managing Endpoints

The USB 2.0 specification defines an endpoint, also called a device endpoint or an address endpoint as a uniquely addressable portion of a USB device that can source or sink data in a communications channel between the host and the device. The endpoint address is specified by the combination of the endpoint number and the endpoint direction.

The channel between the host and an endpoint at a specific device represents a data pipe. Endpoint 0 for a device is always a *control* type data channel used for device discovery and enumeration. Other types of endpoints support by USB include *bulk, interrupt*, and *isochronous*. Each endpoint type has specific behavior related to packet response and error handling. More detail on endpoint operation can be found in the USB 2.0 specification.

The ARC USB-HS OTG High-Speed USB On-The-Go device controller hardware supports up to the USB 2.0 maximum of 32 endpoint specified numbers. Each additional endpoint beyond the required endpoint position adds additional hardware logic. The maximum number of endpoint numbers available to the DCD is configured at hardware synthesis timer. After synthesis, the DCD can enable, disable and configure endpoint type up to the maximum selected during synthesis.

Each endpoint direction is essentially independent and can be configured with differing behavior in each direction. For example, the DCD can configure endpoint 1-IN to be a bulk endpoint and endpoint 1-OUT to be an isochronous endpoint. This helps to conserve the total number of endpoints required for device operation. The only exception is that control endpoints must use both directions on a single endpoint number to function as a control endpoint. Endpoint 0 is, for example, is always a control endpoint and uses the pair of directions.

Each endpoint direction requires a *queue head* allocated in memory. If the maximum of 16 endpoint numbers, one for each endpoint direction are being used by the device controller, then 32 *queue heads* are required. The operation of an endpoint and use of *queue heads* are described later in this document.

48.4.6.2.4 Endpoint Initialization

After hardware reset, all endpoints except endpoint zero are uninitialized and disabled. The DCD must configure and enable each endpoint by writing to configuration bit in the ENDPTCTRL*x* register. Each 32-bit ENDPTCTRL*x* is split into an upper and lower half. The lower half of ENDPTCTRL*x* is used to configure the receive or OUT endpoint and the upper half is likewise used to configure the corresponding transmit or IN endpoint. Control endpoints must be configured the same in both the upper and lower half

of the ENDPTCTRL*x* register otherwise the behavior is undefined. The following table shows how to construct a configuration word for endpoint initialization.

Table 48-95. Device Controller Endpoint Initialization

Field	Value
Data Toggle Reset	'1'
Data Toggle Inhibit	'0'
Endpoint Type	"00" – Control "01" – Isochronous "10" – Bulk "11" – Interrupt
Endpoint Stall	'0'

48.4.6.2.5 Stalling

There are two occasions where the device controller may need to return to the host a STALL

The first occasion is the **functional stall**, which is a condition set by the DCD as described in the USB 2.0 device framework. A functional stall is only used on non-control endpoints and can be enabled in the device controller by setting the endpoint stall bit in the ENDPTCTRL*x* register associated with the given endpoint and the given direction. In a functional stall condition, the device controller will continue to return STALL responses to all transactions occurring on the respective endpoint and direction until the endpoint stall bit is cleared by the DCD.

A **protocol stall**, unlike a function stall, is used on control endpoints is automatically cleared by the device controller at the start of a new control transaction (setup phase). When enabling a protocol stall, the DCD should enable the stall bits (both directions) as a pair. A single write to the ENDPTCTRL*x* register can ensure that both stall bits are set at the same instant.

Note: Any write to the ENDPTCTRLx register during operational mode must preserve the endpoint type field (i.e. perform a read-modify-write).

Table 48-96. Device Controller Stall Response Matrix

USB Packet	Endpoint Stall Bit.	Effect on STALL bit.	USB Response
SETUP packet received by a non-control endpoint.	N/A	None.	STALL
IN/OUT/PING packet received by a non-control endpoint.	'1'	None.	STALL
IN/OUT/PING packet received by a non-control endpoint.	'0'	None.	ACK/ NAK/ NYET
SETUP packet received by a control endpoint.	N/A	Cleared	ACK
IN/OUT/PING packet received by a control endpoint	'1'	None	STALL
IN/OUT/PING packet received by a control endpoint.	'0'	None.	ACK/ NAK/ NYET

48.4.6.2.6 Data Toggle

Data toggle is a mechanism to maintain data coherency between host and device for any given data pipe. For more information on data toggle, see the USB 2.0 specification.

Data Toggle Reset

The DCD may reset the data toggle state bit and cause the data toggle sequence to reset in the device controller by writing a ‘1’ to the data toggle reset bit in the ENDPTCTRLx register. This should only be necessary when configuring/initializing an endpoint or returning from a STALL condition.

Data Toggle Inhibit

Note: This feature is for test purposes only and should never be used during normal device controller operation.

Setting the *data toggle Inhibit bit* active (‘1’) causes the device controller to ignore the data toggle pattern that is normally sent and accept all incoming data packets regardless of the data toggle state.

In normal operation, the device controller checks the DATA0/DATA1 bit against the data toggle to determine if the packet is valid. If Data PID does not match the data toggle state bit maintained by the device controller for that endpoint, the Data toggle is considered not valid. If the data toggle is not valid, the device controller assumes the packet was already received and discards the packet (not reporting it to the DCD). To prevent the host controller from re-sending the same packet, the device controller will respond to the error packet by acknowledging it with either an ACK or NYET response.

48.4.6.3 Operational Model For Packet Transfers

All transactions on the USB bus are initiated by the host and in turn, the device must respond to any request from the host within the turnaround time stated in the USB 2.0 Specification. At USB 1.1 Full or Low Speed rates, this turnaround time was significant and the USB 1.1 device controllers were architected so that the device controller could access main memory or interrupt a host protocol processor in order to respond to the USB 1.1 transaction. The architecture of the USB 2.0 device controller must be different because same methods will not meet USB 2.0 High-speed turnaround time requirements by simply increasing clock rate.

A USB host will send requests to the device controller in an order that can not be precisely predicted as a single pipeline, so it is not possible to prepare a single packet for the device controller to execute. However, the order of packet requests is predictable when the endpoint number and direction is considered. For example, if endpoint 3 (transmit direction) is configured as a bulk pipe, then we can expect the host will send IN requests to that endpoint. This device controller is architected in such a way that it can prepare packets for each endpoint/direction in anticipation of the host request. The process of preparing the device controller to send or receive data in response to host initiated transaction on the bus is referred to as “**priming**” the endpoint. This term will be used throughout the following documentation to describe the device controller operation so the DCD can be architected properly use priming. Further, note that the term “**flushing**” is used to describe the action of clearing a packet that was queued for execution.

Priming Transmit Endpoints

Priming a transmit endpoint will cause the device controller to fetch the device transfer descriptor (dTD) for the transaction pointed to by the device queue head (dQH). After the dTD is fetched, it will be stored in the dQH until the device controller completes the transfer described by the dTD. Storing the dTD in the dQH allows the device controller to fetch the operating context needed to handle a request from the host without the need to follow the linked list, starting at the dQH when the host request is received.

After the device has loaded the dTD, the leading data in the packet is stored in a FIFO in the device controller. This FIFO is split into virtual channels so that the leading data can be stored for any endpoint up to the maximum number of endpoints configured at device synthesis time.

After a priming request is complete, an endpoint state of primed is indicated in the ENDPTSTATUS register. For a primed transmit endpoint, the device controller can respond to an IN request from the host and meet the stringent bus turnaround time of High Speed USB.

Since only the leading data is stored in the device controller FIFO, it is necessary for the device controller to begin filling in behind leading data after the transaction starts. The FIFO must be sized to account for the maximum latency that can be incurred by the system memory bus.

Priming Receive Endpoints

Priming receive endpoints is identical to priming of transmit endpoints from the point of view of the DCD. At the device controller the major difference in the operational model is that there is no data movement of the leading packet data simply because the data is to be received from the host.

Note as part of the architecture, the FIFO for the receive endpoints is not partitioned into multiple channels like the transmit FIFO. Thus, the size of the RX FIFO does not scale with the number of endpoints.

48.4.6.3.1 Interrupt/Bulk Endpoint Operational Model

The behaviors of the device controller for interrupt and bulk endpoints are identical. All valid IN and OUT transactions to bulk pipes will handshake with a NAK unless the endpoint had been primed. Once the endpoint has been primed, data delivery will commence.

A dTD will be retired by the device controller when the packets described in the transfer descriptor have been completed. Each dTD describes N packets to be transferred according to the USB Variable Length transfer protocol. The formula and table on the following page describe how the device controller computes the number and length of the packets to be sent/received by the USB vary according to the total number of bytes and maximum packet length.

With Zero Length Termination (ZLT) = 0

N = INT(Number Of Bytes/Max. Packet Length) + 1

With Zero Length Termination (ZLT) = 1

N = MAXINT(Number Of Bytes/Max. Packet Length)

Table 48-97. Variable Length Transfer Protocol Example (ZLT = 0)

Bytes (dTD)	Max. Packet Length (dQH)	N	P1	P2	P3
511	256	2	256	255	
512	256	3	256	256	0

512	512	2	512	0	

Table 48-98. Variable Length Transfer Protocol Example (ZLT = 1)

Bytes (dTD)	Max. Packet Length (dQH)	N	P1	P2	P3
511	256	2	256	255	
512	256	2	256	256	
512	512	1	512		

Note: The MULT field in the dQH must be set to "00" for bulk, interrupt, and control endpoints.

TX-dTD is complete when:

- All packets described dTD were successfully transmitted. *** Total bytes in dTD will equal zero when this occurs.

RX-dTD is complete when:

- All packets described in dTD were successfully received. *** Total bytes in dTD will equal zero when this occurs.
- A short packet (number of bytes < maximum packet length) was received. *** This is a successful transfer completion; DCD must check Total Bytes in dTD to determine the number of bytes that are remaining. From the total bytes remaining in the dTD, the DCD can compute the actual bytes received.
- A long packet was received (number of bytes > maximum packet size) OR (total bytes received > total bytes specified). *** This is an error condition. The device controller will discard the remaining packet, and set the Buffer Error bit in the dTD. In addition, the endpoint will be flushed and the USBERR interrupt will become active.

On the successful completion of the packet(s) described by the dTD, the active bit in the dTD will be cleared and the next pointer will be followed when the Terminate bit is clear. When the Terminate bit is set, the device controller will flush the endpoint/direction and cease operations for that endpoint/direction.

On the unsuccessful completion of a packet (see long packet above), the dQH will be left pointing to the dTD that was in error. In order to recover from this error condition, the DCD must properly reinitialize the dQH by clearing the active bit and update the nextTD pointer before attempting to re-prime the endpoint.

Note: All packet level errors such as a missing handshake or CRC error will be retried automatically by the device controller.

There is no required interaction with the DCD for handling such errors.

Interrupt/Bulk Endpoint Bus Response Matrix

Table 48-99. Interrupt/Bulk Endpoint Bus Response Matrix

	Stall	Not Primed	Primed	Underflow	Overflow
Setup	Ignore	Ignore	Ignore	N/A	N/A
In	STALL	NAK	Transmit	BS Error	N/A
Out	STALL	NAK	Receive + NYET/ACK	N/A	NAK
Ping	STALL	NAK	ACK	N/A	N/A
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore

BS Error = Force Bit Stuff Error

NYET/ACK – NYET unless the Transfer Descriptor has packets remaining according to the USB variable length protocol then ACK.

SYSERR – System error should never occur when the latency FIFOs are correctly sized and the DCD is responsive.

48.4.6.3.2 Control Endpoint Operation Model

Setup Phase

All requests to a control endpoint begin with a setup phase followed by an optional data phase and a required status phase. The device controller will always accept the setup phase unless the setup lockout is engaged.

The setup lockout will engage so that future setup packets are ignored. Lockout of setup packets ensures that while software is reading the setup packet stored in the queue head, that data is not written as it is being read potentially causing an invalid setup packet.

In hardware versions 2.3 and later, the setup lockout mechanism can be disabled and a new tripwire type semaphore will ensure that the setup packet payload is extracted from the queue head without being corrupted by an incoming setup packet. This is the preferred behavior because ignoring repeated setup packets due to long software interrupt latency would be a compliance issue.

Setup Packet Handling (Pre-2.3 hardware)

- After receiving an interrupt and inspecting the USBMODE register to determine that a setup packet was received on a particular pipe:
  - 1. Duplicate contents of dQH.SsetupBuffer into local software byte array.
  - 2. Write 1 to clear the corresponding ENDPTSETUPSTAT bit and thereby disabling Setup Lockout. (i.e. the Setup Lockout activates as soon as a setup arrives. By writing to the ENDPTSETUPSTAT register, the device controller will accept new setup packets.)
  - 3. Process setup packet using local software byte array copy and execute status/handshake phases.
    - Note: After receiving a new setup packet the status and/or handshake phases may still be pending from a previous control sequence. These should be flushed and deallocated before linking a new status and/or handshake dTD for the most recent setup packet.

Note: To limit the exposure of setup packets to the setup lockout mechanism (if used), the DCD should designate the priority of responding to setup packets above responding to other packet completions.

Setup Packet Handling (2.3 hardware and later)

- Disable Setup Lockout by writing ‘1’ to Setup Lockout Mode (SLOM) in USB Device Mode Register (USBMODE). (once at initialization). Setup lockout is not necessary when using the tripwire as described below.

Note: Leaving the Setup Lockout Mode As ‘0’ will result in pre-2.3 hardware behavior.

- After receiving an interrupt and inspecting the ENDPTSETUPSTAT register to determine that a setup packet was received on a particular pipe:
  - 1. Write 1 to clear the corresponding ENDPTSETUPSTAT register bit.
  - 2. Write 1 to the Setup Tripwire (SUTW) bit in the USBCMD register.
  - 3. Duplicate contents of dQH.SetupBuffer into local software byte array.
  - 4. Read Setup TripWire (SUTW) in USB Command Register (USBCMD) register. (if set - continue; if cleared - goto 2)
  - 5. Write '0' to clear Setup Tripwire (SUTW) in USB Command Register (USBCMD) register.
  - 6. Process setup packet using local software byte array copy and execute status/handshake phases.

Note: Note: After receiving a new setup packet the status and/or handshake phases may still be pending from a previous control sequence. These should be flushed and deallocated before linking a new status and/or handshake dTD for the most recent setup packet.

Data Phase

Following the setup phase, the DCD must create a device transfer descriptor for the data phase and prime the transfer.

After priming the packet, the DCD must verify a new setup packet has not been received by reading the ENDPTSETUPSTAT register immediately verifying that the prime had completed. A prime will complete when the associated bit in the ENDPTPRIME register is zero and the associated bit in the ENDPTSTAT register is a one. If a prime fails, that is the ENDPTPRIME bit goes to 0 and the ENDPTSTAT bit is not set to 1, then the prime has failed. This can only be due to improper setup of the dQH, dTD or a setup arriving during the prime operation. If a new setup packet is indicated after the ENDPTPRIME bit is cleared, then the transfer descriptor can be freed and the DCD must reinterpret the setup packet.

Should a setup arrive after the data stage is primed, the device controller will automatically clear the prime status (ENDPTSTAT) to enforce data coherency with the setup packet.

Note: The MULT field in the dQH must be set to "00" for bulk, interrupt, and control endpoints.

Note: Error handling of data phase packets is the same as bulk packets described previously.

Status Phase

Similar to the data phase, the DCD must create a transfer descriptor (with byte length equal zero) and prime the endpoint for the status phase. The DCD must also perform the same checks of the ENDPTSETUPSTAT as described above in the data phase.

Note: The MULT field in the dQH must be set to "00" for bulk, interrupt, and control endpoints.

Note: Error handling of data phase packets is the same as bulk packets described previously.

Control Endpoint Bus Response Matrix

Shown in the following table is the device controller response to packets on a control endpoint according to the device controller state.

Table 48-100. Control Endpoint Bus Response Matrix

Token Type	Endpoint State					Setup Lockout
	Stall	Not Primed	Primed	Underflow	Overflow	
Setup	ACK	ACK	ACK	N/A	SYSERR	
In	STALL	NAK	Transmit	BS Error	N/A	N/A
Out	STALL	NAK	Receive + NYET/ACK	N/A	NAK	N/A
Ping	STALL	NAK	ACK	N/A	N/A	N/A
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore	Ignore

BS Error = Force Bit Stuff Error

NYET/ACK – NYET unless the Transfer Descriptor has packets remaining according to the USB variable length protocol then ACK.

SYSERR – System error should never occur when the latency FIFOs are correctly sized and the DCD is responsive.

48.4.6.3.3 Isochronous Endpoint Operational Model

Isochronous endpoints are used for real-time scheduled delivery of data and their operational model is significantly different than the host throttled Bulk, Interrupt, and Control data pipes. Real time delivery by the device controller will is accomplished by the following:

- Exactly MULT Packets per (micro)Frame are transmitted/received. Note: MULT is a two-bit field in the device Queue Head. The variable length packet protocol is not used on isochronous endpoints.
- NAK responses are not used. Instead, zero length packets are sent in response to IN requests to unprimed endpoints. For unprimed RX endpoints, the response to an OUT transaction is to ignore the packet within the device controller.
- Prime requests always schedule the transfer described in the dTD for the next (micro)frame. If the ISO-dTD is still active after that frame, then the ISO-dTD will be held ready until executed or canceled by the DCD.

An EHCI compatible host controller uses the periodic frame list to schedule data exchanges to Isochronous endpoints. The operational model for device mode does not use such a data structure. Instead, the same dTD used for Control/Bulk/Interrupt endpoints is also used for isochronous endpoints. The difference is in the handling of the dTD.

The first difference between bulk and ISO-endpoints is that priming an ISO-endpoint is a delayed operation such that an endpoint will become primed only after a SOF is received. After the DCD writes the prime bit, the prime bit will be cleared as usual to indicate to software that the device controller completed a priming the dTD for transfer. Internal to the design, the device controller hardware masks that prime start until the next frame boundary. This behavior is hidden from the DCD but occurs so that the device controller can match the dTD to a specific (micro)frame.

Another difference with isochronous endpoints is that the transaction must wholly complete in a (micro)frame. Once an ISO transaction is started in a (micro)frame it will retire the corresponding dTD when MULT transactions occur or the device controller finds a fulfillment condition.

The transaction error bit set in the status field indicates a fulfillment error condition. When a fulfillment error occurs, the frame after the transfer failed to complete wholly, the device controller will force retire the ISO-dTD and move to the next ISO-dTD.

It is important to note that fulfillment errors are only caused due to partially completed packets. If no activity occurs to a primed ISO-dTD, the transaction will stay primed indefinitely. This means it is up to software discard transmit ISO-dTDs that pile up from a failure of the host to move the data.

Finally, the last difference with ISO packets is in the data level error handling. When a CRC error occurs on a received packet, the packet is not retried similar to bulk and control endpoints. Instead, the CRC is noted by setting the *Transaction Error* bit and the data is stored as usual for the application software to sort out.

- TX Packet Retired
  - — MULT counter reaches zero.
  - — Fulfillment Error [*Transaction Error* bit is set]
    - – # Packets Occurred > 0 AND # Packets Occurred < MULT

Note: For TX-ISO, MULT Counter can be loaded with a lesser value in the dTD Multiplier Override field in hardware versions 2.3 and later. If the Multiplier Override is zero, the MULT Counter is initialized to the Multiplier in the QH.

- RX Packet Retired:
  - — MULT counter reaches zero.
  - — Non-MDATA Data PID is received**
    - – ** Exit criteria only valid in hardware version 2.3 or later. Previous to hardware version 2.3, any PID sequence that did not match the MULT field exactly would be flagged as a transaction error due to PID mismatch or fulfillment error.
  - — Overflow Error:
    - – Packet received is > maximum packet length. [*Buffer Error* bit is set]
    - – Packet received exceeds total bytes allocated in dTD. [*Buffer Error* bit is set]
  - — Fulfillment Error [*Transaction Error* bit is set]
    - – # Packets Occurred > 0 AND # Packets Occurred < MULT
  - — CRC Error [*Transaction Error* bit is set

Note: For ISO, when a dTD is retired, the next dTD is primed for the next frame. For continuous (micro)frame to (micro)frame operation the DCD should ensure that the dTD linked-list is out ahead of the device controller by at least two (micro)frames.

Isochronous Pipe Synchronization

When it is necessary to synchronize an isochronous data pipe to the host, the (micro)frame number (FRINDEX register) can be used as a marker. To cause a packet transfer to occur at a specific (micro)frame

number [N], the DCD should interrupt on SOF during frame N-1. When the FRINDEX=N–1, the DCD must write the prime bit. The device controller will prime the isochronous endpoint in (micro)frame N–1 so that the device controller will execute delivery during (micro)frame N.

CAUTION

Priming an endpoint towards the end of (micro)frame N-1 will not guarantee delivery in (micro)frame N. The delivery may actually occur in (micro)frame N+1 if device controller does not have enough time to complete the prime before the SOF for packet N is received.

Isochronous Endpoint Bus Response Matrix

Table 48-101. Isochronous Endpoint Bus Response Matrix

	Stall	Not Primed	Primed	Underflow	Overflow
Setup	STALL	STALL	STALL	N/A	N/A
In	NULL Packet	NULL Packet	Transmit	BS Error	N/A
Out	Ignore	Ignore	Receive	N/A	Drop Packet
Ping	Ignore	Ignore	Ignore	Ignore	Ignore
Invalid	Ignore	Ignore	Ignore	Ignore	Ignore

BS Error = Force Bit Stuff Error

NULL Packet = Zero Length Packet

48.4.6.4 Managing Queue Heads



Figure 48-83. Endpoint Queue Head Diagram

The device queue head (dQH) points to the linked list of transfer tasks, each depicted by the device Transfer Descriptor (dTD). An area of memory pointed to by ENDPOINTLISTADDR contains a group of all dQH's in a sequential list as shown in Figure 48-83. The even elements in the list of dQH's are used for receive endpoints (OUT/SETUP) and the odd elements are used for transmit endpoints (IN/INTERRUPT). Device transfer descriptors are linked head to tail starting at the queue head and ending at a terminate bit. Once the dTD has been retired, it will no longer be part of the linked list from the queue head. Therefore, software is required to track all transfer descriptors since pointers will no longer exist within the queue head once the dTD is retired (see section Software Link Pointers).

In addition to the current and next pointers and the dTD overlay examined in section Operational Model For Packet Transfers, the dQH also contains the following parameters for the associated endpoint: Multiplier, Maximum Packet Length, Interrupt On Setup. The complete initialization of the dQH including these fields is demonstrated in the next section.

48.4.6.4.1 Queue Head Initialization

One pair of device queue heads must be initialized for each active endpoint. To initialize a device queue head:

- Write the wMaxPacketSize field as required by the USB Chapter 9 or application specific protocol.
- Write the multiplier field to 0 for control, bulk, and interrupt endpoints. For ISO endpoints, set the multiplier to 1,2, or 3 as required for bandwidth, and in conjunction with the USB Chapter 9 protocol. *Note: In FS mode, the multiplier field can only be 1 for ISO endpoints.*
- Write the next dTD Terminate bit field to "1".
- Write the Active bit in the status field to "0".
- Write the Halt bit in the status field to "0".

NOTE

The DCD must only modify dQH if the associated endpoint is not primed and there are no outstanding dTD's.

48.4.6.4.2 Operational Model For Setup Transfers

As discussed in section Control Endpoint Operation Model, setup transfer requires special treatment by the DCD. A setup transfer does not use a dTD but instead stores the incoming data from a setup packet in an 8-byte buffer within the dQH.

Upon receiving notification of the setup packet, the DCD should handle the setup transfer as demonstrated here:

1. Copy setup buffer contents from dQH - RX to software buffer.
2. Acknowledge setup backup by writing a "1" to the corresponding bit in ENDPTSETUPSTAT.

NOTE

The acknowledge must occur before continuing to process the setup packet.

After the acknowledge has occurred, the DCD must not attempt to access the setup buffer in the dQH – RX. Only the local software copy should be examined.

3. Check for pending data or status dTD's from previous control transfers and flush if any exist as discussed in Section 48.4.6.5.5, "Flushing/De-priming an Endpoint".
4. Decode setup packet and prepare data phase [optional] and status phase transfer as required by the USB Chapter 9 or application specific protocol.

NOTE

It is possible for the device controller to receive setup packets before previous control transfers complete. Existing control packets in progress must be flushed and the new control packet completed.

48.4.6.5 Managing Transfers with Transfer Descriptors

48.4.6.5.1 Software Link Pointers

It is necessary for the DCD software to maintain head and tail pointers to the for the linked list of dTDs for each respective queue head. This is necessary because the dQH only maintains pointers to the current working dTD and the next dTD to be executed. The operations described in next section for managing dTD will assume the DCD can use reference the head and tail of the dTD linked list.



Figure 48-84. Software Link Pointers

NOTE

To conserve memory, the reserved fields at the end of the dQH can be used to store the Head & Tail pointers but it still remains the responsibility of the DCD to maintain the pointers.

48.4.6.5.2 Building a Transfer Descriptor

Before a transfer can be executed from the linked list, a dTD must be built to describe the transfer. Use the following procedure for building dTDs.

Allocate 8-DWord dTD block of memory aligned to 8-DWord boundaries. Example: bit address 4:0 would be equal to 0b00000.

Write the following fields:

1. Initialize first 7 DWords to 0.
2. Set the terminate bit to 1.
3. Fill in total bytes with transfer size.
4. Set the interrupt on complete if desired.
5. Initialize the status field with the active bit set to 1 and all remaining status bits set to 0.
6. Fill in buffer pointer page 0 and the current offset to point to the start of the data buffer.
7. Initialize buffer pointer page 1 through page 4 to be one greater than each of the previous buffer pointer.

48.4.6.5.3 Executing A Transfer Descriptor

To safely add a dTD, the DCD must be follow this procedure which will handle the event where the device controller reaches the end of the dTD list at the same time a new dTD is being added to the end of the list.

Determine whether the link list is empty:

- — Check DCD driver to see if pipe is empty (internal representation of linked-list should indicate if any packets are outstanding)

- Case 1: Link list is empty
  - — 1. Write dQH next pointer AND dQH terminate bit to 0 as a single DWord operation.
  - — 2. Clear active & halt bit in dQH (in case set from a previous error).
  - — 3. Prime endpoint by writing 1 to the correct bit position in the ENDPTPRIME register.
- Case 2: Link list is not empty
  - — 1. Add dTD to end of linked list.
  - — 2. Read correct prime bit in the ENDPTPRIME register – if ‘1’ DONE.
  - — 3. Set ATDTW bit in the USBCMD register to 1.
  - — 4. Read correct status bit in the ENDPTSTAT register (store in tmp. variable for later)
  - — 5. Read ATDTW bit in the USBCMD register.
    - – If 0 goto 3.
    - – If 1 continue to 6.
  - — 6. Write ATDTW bit in the USBCMD register to 0.
  - — 7. If status bit read in (4) is 1 DONE.
  - — 8. If status bit read in (4) is 0 then Goto Case 1: Step 1.

48.4.6.5.4 Transfer Completion

After a dTD has been initialized and the associated endpoint primed the device controller will execute the transfer upon the host-initiated request. The DCD will be notified with a USB interrupt if the Interrupt On Complete bit was set or alternately, the DCD can poll the endpoint complete register to find when the dTD had been executed. After a dTD has been executed, DCD can check the status bits to determine success or failure.

CAUTION

Multiple dTD can be completed in a single endpoint complete notification. After clearing the notification, DCD must search the dTD linked list and retire all dTDs that have finished (Active bit cleared).

By reading the status fields of the completed dTDs, the DCD can determine if the transfers completed successfully. Success is determined with the following combination of status bits:

- Active = 0
- Halted = 0
- Transaction Error = 0
- Data Buffer Error = 0

Should any combination other than the one shown above exist, the DCD must take proper action. Transfer failure mechanisms are indicated in the Section 48.4.6.5.6, “Device Error Matrix”.

In addition to checking the status bit the DCD must read the Transfer Bytes field to determine the actual bytes transferred. When a transfer is complete, the Total Bytes transferred is by decremented by the actual bytes transferred. For Transmit packets, a packet is only complete after the actual bytes reaches zero, but for receive packets, the host may send fewer bytes in the transfer according the USB variable length packet protocol.

48.4.6.5.5 Flushing/De-priming an Endpoint

It is necessary for the DCD to flush to de-prime one more endpoints on a USB device reset or during a broken control transfer. There may also be application specific requirements to stop transfers in progress. The following procedure can be used by the DCD to stop a transfer in progress:

1. Write a 1 to the corresponding bit(s) in the ENDPTFLUSH register.
2. Wait until all bits in ENDPTFLUSH are 0.
   — Software note: this operation may take a large amount of time depending on the USB bus activity. It is not desirable to have this wait loop within an interrupt service routine.
3. Read the ENDPTSTAT register to ensure that for all endpoints commanded to be flushed, that the corresponding bits are now ‘0’. If the corresponding bits are ‘1’ after step #2 has finished, then the flush failed as described in the following:
   — Explanation: In very rare cases, a packet is in progress to the particular endpoint when commanded flush using the ENDPTFLUSH register. A safeguard is in place to refuse the flush to ensure that the packet in progress completes successfully. The DCD may need to repeatedly flush any endpoints that fail to flush be repeating steps 1-3 until each endpoint is successfully flushed.

48.4.6.5.6 Device Error Matrix

The following table summarizes packet errors that are not automatically handled by the Device Controller.

Table 48-102. Device Error Matrix

Error	Description	Direction	Packet Type	Data Buffer Error Bit	Transaction Error Bit
Overflow	Number of bytes received exceeded max. packet size or total buffer length. **Note:** This error also sets the Halt bit in the dQH and if there are dTDs remaining in the linked list for the endpoint, then those are not executed.	RX	Any	1	0
ISO Packet Error	CRC Error on received ISO packet. Contents not guaranteed to be correct.	RX	ISO	0	1
ISO Fulfillment Error	Hst failed to complete the number of packets defined in the dQH mult field within the given (micro)frame. For scheduled data delivery the DCD may need to readjust the data queue because a fulfillment error will cause Device Controller to cease data transfers on the pipe for one (micro)frame. During the “dead” (micro)frame, the Device Controller reports error on the pipe and primes for the following frame.	Both	ISO	0	1

Notice that the device controller handles all errors on Bulk/Control/Interrupt Endpoints except for a data buffer overflow. However, for ISO endpoints, errors packets are not retried and errors are tagged as indicated.

48.4.6.6 Servicing Interrupts

The interrupt service routine must consider that there are high-frequency, low-frequency operations, and error operations and order accordingly.

48.4.6.6.1 High-Frequency Interrupts

High frequency interrupts in particular should be handed in the order below. The most important of these is listed first because the DCD must acknowledge a setup buffer in the timeliest manner possible.

Table 48-103. High Frequency Interrupt Events

Execution Order	Interrupt	Action
1a	USB Interrupt [1] - **ENDPTSETUPSTATUS**	Copy contents of setup buffer and acknowledge setup packet (as indicated in section Managing Queue Heads). Process setup packet according to USB 2.0 Chapter 9 or application specific protocol.
1b	USB Interrupt ** - **ENDPTCOMPLETE**	Handle completion of dTD as indicated in section Managing Queue Heads.
2	SOF Interrupt	Action as deemed necessary by application. This interrupt may not have a use in all applications.

[1] It is likely that multiple interrupts to stack up on any call to the Interrupt Service Routine AND during the Interrupt Service Routine.

48.4.6.6.2 Low-Frequency Interrupts

The low frequency events include the following interrupts. These interrupt can be handled in any order since they don't occur often in comparison to the high-frequency interrupts.

Table 48-104. Low Frequency Interrupt Events

Interrupt	Action
Port Change	Change software state information.
Sleep Enable (Suspend)	Change software state information. Low power handling as necessary.
Reset Received	Change software state information. Abort pending transfers.

48.4.6.6.3 Error Interrupts

Error interrupts will be least frequent and should be placed last in the interrupt service routine.

Table 48-105. Error Interrupt Events

Interrupt	Action
USB Error Interrupt.	This error is redundant because it combines **USB Interrupt** and an error status in the dTD. The DCD will more aptly handle packet-level errors by checking dTD status field upon receipt of **USB Interrupt (w/ ENDPTCOMPLETE).**
System Error	Unrecoverable error. Immediate Reset of core; free transfers buffers in progress and restart the DCD.

Chapter 49
Watchdog Timer (WDOG)

This chapter describes a module integrated into an SoC. The chapter is intended for a module driver software developer. It describes module-level operation and programming. To understand how the module is integrated at the SoC level, a system software developer should see discussions of the module in the appropriate SoC-level chapter(s).

49.1 Overview

This section briefly introduces the module. The full description of the module is in Section 49.4, "Functional Description."

This section includes a top-level diagram (Figure 49-1) that shows the functional organization of the module, including all off-chip signals.

The watchdog timer (WDOG) module protects against system failures by providing a method of escaping from unexpected events or programming errors. After the WDOG module is activated, it must be serviced by the software on a periodic basis. If servicing does not take place, the timer times out. After a time-out, the WDOG module asserts the internal system reset signal, wdog_rst, which goes to the System Reset Controller. There is also a provision for WDOG signal assertion by time-out counter expiration. There is an option of programmable interrupt generation before the counter actually times out. The time at which the interrupt needs to be generated prior to counter time-out is programmable. There is a power-down counter that gets enabled out of any reset (POR, Warm / Cold). This counter has a fixed time-out period of 16 seconds, after which it asserts the WDOG signal.

Flow diagrams for the time-out counter, power-down counter, and interrupt operations are shown in Figure 49-11, Figure 49-12, and Figure 49-13.



Figure 49-1. WDOG Block Diagram

49.1.1 Features

The WDOG module features include the following:

- A configurable time-out counter with time-out periods from 0.5 seconds up to 128 seconds and after time-out expiration results in assertion of the wdog_rst reset signal.
- Time resolution of 0.5 seconds.
- A configurable time-out counter that can be programmed to run or stop during low-power modes.
- A configurable time-out counter that can be programmed to run or stop during DEBUG mode.
- Programmable interrupt generation prior to time-out.
- The time duration between interrupt and time-out events can be programmed from 0 to 127.5 seconds in steps of 0.5 seconds.
- A power-down counter with a fixed time-out period of 16 seconds which if not disabled after reset asserts the WDOG signal low.
  - The power-down counter is enabled out of any reset (POR, Warm / Cold reset) by default.

49.1.2 Modes and Operations

The WDOG module supports the following modes described in the indicated sections:

- Section 49.4.4, “Low-Power Modes”
- Section 49.4.5, “Debug Mode”

As described in Section 49.4.6, “Operations,” the WDOG module supports the operations described in the indicated sections:

- Section 49.4.6.1, “Watchdog Reset Generation”
- Section 49.4.6.2, “WDOG_B Generation”

49.2 External Signals

Table 49-1. Off-Chip Module Signals

Signal	I/O	Description	Reset State[1]	Pull-Up/ Down[1]
WDOG	O	This signal powers down the Chip. See Section 49.4.6.2, “WDOG_B Generation.”	1	—
wdog_rst	O	This signal is a reset source for the chip. See Section 49.4.6.1, “Watchdog Reset Generation.”	1	—

[1] The reset state values and pull-up/down requirements provided in this table are from the module-level perspective. To understand how the module is integrated at the SoC level, the system software developer must see discussions of the module in the appropriate SoC-level chapter(s). For example, a module signal that requires a pull-up could be integrated with a pull-up option built into the SoC. In this case, the system software developer must ensure the proper programming at the SoC level.

49.3 Memory Map and Register Definitions

The WDOG module has user-accessible, 16-bit registers used to configure, operate, and monitor the state of the watchdog timer. Section 49.3.3, “Register Descriptions” provides the detailed descriptions for all of the WDOG module registers. Byte operations can be performed on these registers. If a 32-bit access is performed on these registers then the WDOG module does not generate any bus error and behaves normally, like a 16-bit access, making read/write possible. A 32-bit access should be avoided as the system might go to an unknown state.

49.3.1 Memory Map

Table 49-2 is the module memory map.

Table 49-2. Module Memory Map

Base Address Offset (Register Abbreviation)	Register	Access	Reset Value	Section/Page
0x0000 (WCR)	Watchdog Control Register	R/W	0x0030	49.3.3.1/49-5
0x0002 (WSR)	Watchdog Service Register	R/W	0x0000	49.3.3.2/49-7
0x0004 (WRSR)	Watchdog Reset Status Register	R	0x000X	49.3.3.3/49-7
0x0006 (WICR)	Watchdog Interrupt Control Register	R/W	0x0004	49.3.3.4/49-8
0x0008 (WMCR)	Watchdog Miscellaneous Control Register	R/W	0x0001	49.3.3.5/49-9

49.3.2 Register Summary

Table 49-3 is the register summary table.

Table 49-3. Module Register Summary

Offset (and Name Abbreviation)		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (WCR)	R	WT								WDW	0	WDA	SRS	WDT	WDE	WDBG	WDZST
	W																
0x0002 (WSR)	R	WSR															
	W																
0x0004 (WRSR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TOUT	SFTW
	W																
0x0006 (WICR)	R	WIE	WTIS	0	0	0	0	0	0	WICT[7:0]							
	W		w1c														
0x0008 (WMCR)	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDE
	W																

49.3.3 Register Descriptions

This section provides detailed descriptions of the module's registers.

Register conventions: Figure 49-2 and Table 49-4 explain conventions used in register diagrams and tables.



Figure 49-2. Register Field Conventions

Table 49-4. General Register Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
BIT	Bit or field name. Its presence in the read or write row indicates that it can correspondingly be read or written.
Register Field Types	
R	Read only. Writing this bit has no effect.
W	Write only.
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
rtc	Read to clear. A read-only status bit that is automatically cleared when read.
Self-clearing bit	Writing a one has some effect on the module, but it always reads as zero. (Previously designated slfclr)
Reset Values	
0	Resets to 0 (zero).
1	Resets to 1 (one).
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

49.3.3.1 Watchdog Control Register (WCR)

The Watchdog Control Register (WCR) controls the WDOG timer operation. Figure 49-3 shows the register. Table 49-5 provides its field descriptions.

Offset 0x0000 (WCR) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	WT								WDW	0	WDA	SRS	WDT	WDE	WDBG	WDZST
Reset	0	0	0	0	0	0	0	0	0	0	1	1	--	0	0	0

Figure 49-3. WDOG Control Register

NOTE

- The WDZST, WDBG, and WDW fields are write once only bits. After the software performs a write access to these bits, all these bits are locked and cannot be reprogrammed until the next system-reset assertion.
- WDE is a write one, once only bit. After software writes a 1 to this bit, the bit cannot be reset/cleared until the next system reset.
- WDT is also a write one, once only bit. After software writes a 1 to this bit, the bit cannot be reset/cleared until the next POR (Power-on Reset). This bit does not gets reset/cleared by any system reset.

Table 49-5. WDOG Control Register Descriptions

Field	Description
15–8 WT	Watchdog time-out Field. This 8-bit field contains the time-out value that is loaded into the watchdog counter after the service routine has been performed or after the watchdog timer is enabled. After reset, WT[7:0] must have a value written to it before enabling the watchdog timer. Otherwise, the default count value is loaded into the counter. 0x00 0.5 Seconds (default) 0x01 1.0 Seconds. 0x02 1.5 Seconds. 0x03 2.0 Seconds. … 0xFF 128 Seconds. The time-out value can be written at any point in time, but it is loaded to the counter when WDOG is enabled or after the service routine has been performed. For more information, see Section 49.4.1, “Time-Out Event.”
7 WDW	Watchdog Disable for Wait. This bit determines the operation of WDOG during low-power WAIT mode. This is a write once only bit. 0 Continue WDOG timer operation (default). 1 Suspend WDOG timer operation.
6	Reserved.
5 WDA	$\overline{\text{WDOG}}$ assertion. Controls the software assertion of the $\overline{\text{WDOG}}$ signal. 0 Assert $\overline{\text{WDOG}}$ output. 1 No effect on system (default).
4 SRS	Software Reset Signal. Controls the software assertion of the WDOG-generated reset signal $\overline{\text{wdog\_rst}}$. This bit automatically resets to 1 after it has been asserted to 0. **Note:** This bit does not generate a software reset to the module. 0 Assert system reset signal. 1 No effect on the system (default).
3 WDT	$\overline{\text{WDOG}}$ time-out assertion. Determines if the $\overline{\text{WDOG}}$ signal gets asserted upon a watchdog time-out event. This is a write-one once only bit. 0 No effect on $\overline{\text{WDOG}}$ (default). 1 Assert $\overline{\text{WDOG}}$ upon a Watchdog time-out event. **Note:** There is no effect on $\overline{\text{wdog\_rst}}$ (WDOG Reset) upon writing on this bit. The $\overline{\text{WDOG}}$ signal gets asserted along with $\overline{\text{wdog\_rst}}$ if this bit is set.

Table 49-5. WDOG Control Register Descriptions (Continued)

Field	Description
2 WDE	Watchdog Enable. Enables or disables the WDOG module. This is a write one once only bit. It is not possible to clear this bit by a software write after the bit is set. **Note:** This bit can be set/reset in debug mode (exception). 0 Disable the WDOG module (default). 1 Enable the WDOG module.
1 WDBG	Watchdog DEBUG Enable. Determines the operation of the WDOG module during DEBUG mode. This bit is write once-only. 0 Continue WDOG timer operation (default). 1 Suspend the watchdog timer.
0 WDZST	Watchdog Low-Power. Determines the operation of the WDOG module during low-power modes. This bit is write once-only. **Note:** The WDOG module can continue or suspend the timer operation in the low-power modes (STOP mode). 0 Continue timer operation (default). 1 Suspend the watchdog timer.

49.3.3.2 Watchdog Service Register (WSR)

When enabled, the WDOG module requires that a service sequence be written to the watchdog service register (WSR) to prevent the time-out condition. Figure 49-4 shows the register, Table 49-6 provides its field descriptions.

Offset 0x0002 (WSR) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	WSR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 49-4. Watchdog Service Register (WSR)

Table 49-6. Watchdog Service Register Description

Field	Description
15–0 WSR	Watchdog Service Register. This 16-bit field contains the watchdog service sequence. Both writes must occur in the order listed prior to the time-out, but any number of instructions can be executed between the two writes. The service sequence must be performed as follows: Write 0x 5555 to the Watchdog Service Register (WSR). Write 0x AAAA to the Watchdog Service Register (WSR).

NOTE

Executing the service sequence reloads the WDOG time-out counter.

49.3.3.3 Watchdog Reset Status Register (WRSR)

The WRSR is a read-only register that records the source of the output reset assertion. It is not cleared by a hard reset. Therefore, only one bit in the WRSR is always asserted high. The register always indicates

the source of the last reset generated due to WDOG. read access to this register is with one wait state. Any write performed on this register generate a peripheral bus error.

A reset can be generated by the following sources, as listed in priority from highest to lowest:

- Watchdog time-out
- Software reset

Figure 49-5 shows the register; Table 49-7 provides its field descriptions.

Offset 0x0004 (WRSR) Access: User read-only

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TOUT	SFTW
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	—	—

Figure 49-5. Watchdog Reset Status Register (WRSR)

Table 49-7. Watchdog Reset Status Register Description

Field	Description
15–2	Reserved.
1 TOUT	Time-out. Indicates whether the reset is the result of a WDOG time-out. 0 Reset is not the result of a WDOG time-out. 1 Reset is the result of a WDOG time-out.
0 SFTW	Software Reset. Indicates whether the reset is the result of a WDOG software reset by asserting SRS bit 0 Reset is not the result of a software reset. 1 Reset is the result of a software reset.

49.3.3.4 Watchdog Interrupt Control Register (WICR)

The WICR controls the WDOG interrupt generation.

Figure 49-6 shows the register. Table 49-8 provides its field descriptions.

Offset 0x0006 (WICR) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	WIE	WTIS	0	0	0	0	0	0	WICT[7:0]							
W		w1c														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Figure 49-6. Watchdog Interrupt Control Register (WICR)

Table 49-8. Watchdog Interrupt Control Register Description

Field	Description
15 WIE	Watchdog Timer Interrupt enable bit. Reset value is 0. 0 Disable Interrupt (default). 1 Enable Interrupt. **Note:** This bit is a write once only bit. After the software makes a write access to this bit, the bit is locked and cannot be reprogrammed until the next system reset assertion.
14 WTIS	Watchdog TImer Interrupt Status bit reflects the timer interrupt status, whether interrupt has occurred or not. After the interrupt has been triggered, software must clear this bit by writing 1 to it. 0 No interrupt has occurred (default). 1 Interrupt has occurred
13–8	Reserved.
7–0 WICT	Watchdog interrupt count time-out (WICT) field determines how long before the counter time-out the interrupt must occur. The reset value is 0x04 and implies that an interrupt occurs 2 seconds before time-out. The maximum value that can be programmed to WICT field is 127.5 seconds with a resolution of 0.5 seconds. WICT[7:0] = 0x00 Time duration between interrupt and time-out is 0 seconds. WICT[7:0] = 0x01 Time duration between interrupt and time-out is 0.5 seconds. … WICT[7:0] = 0x04 Time duration between interrupt and time-out is 2 seconds (default). … WICT[7:0] = 0xFF Time duration between interrupt and time-out is 127.5 seconds. **Note:** This field is write once only. After the software does a write access to this field, the field is locked and cannot be reprogrammed until the next system reset assertion

49.3.3.5 Watchdog Miscellaneous Control Register (WMCR)

WMCR Controls the power-down counter operation.

Figure 49-7 shows the Register. Table 49-9 shows the description.

Offset 0x0008 (WMCR) Access: User read-write

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PDE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 49-7. Watchdog Miscellaneous Control Register

Table 49-9. Watchdog Miscellaneous Control Register Description

Field	Description
15–1	Reserved.
0 PDE	Power-Down Enable bit. Reset value of this bit is1 which means the power-down counter inside the WDOG is enabled after reset. The software must write 0 to this bit to disable the counter within 16 seconds of reset de-assertion. After it is disabled, this counter cannot be enabled again. See Section 49.4.3, “Power-Down Counter Event” for operation of this counter. 0 Power-Down Counter of WDOG is disabled. 1 Power-Down Counter of WDOG is enabled (default). **Note:** This bit is a write one once only bit. After software sets this bit, it cannot be reset until the next system reset.

49.4 Functional Description

49.4.1 Time-Out Event

The WDOG provides time-out periods from 0.5 seconds up to 128 seconds with a time resolution of 0.5 seconds. The user can determine the time-out period by writing to the WDOG time-out field (WT[7:0]) in the Watchdog Control Register (WCR). The WDOG has to be enabled by setting the WDE bit of Watchdog Control Register (WCR) for the time-out counter to start running. After the WDOG is enabled, the counter is activated, loads the time-out value and begins to count down from this programmed value. The timer times out when the counter reaches zero and the WDOG outputs a system reset signal, $\overline{\text{wdog\_rst}}$ and asserts $\overline{\text{WDOG}}$ (the WDT bit is set in the Watchdog Control Register (WCR)).

However the time-out condition can be prevented by reloading the counter with the new time-out value(WT[7:0] of WCR) if a service routine (See Section 49.4.1.1, “Servicing the WDOG to Reload the Counter”) is performed before the counter reaches zero. If any system errors occur that prevent the software from servicing the Watchdog Service Register (WSR), then the time-out condition occurs. By performing the service routine, the WDOG reloads its counter to the time-out value indicated by bits WT[7:0] of the Watchdog Control Register (WCR) and it re-starts the countdown.

A system reset resets the counter and places it in the idle state at any time during the countdown. The counter flow diagram is shown in Figure 49-11.

NOTE

The time-out value is reloaded to the counter at the time when the WDOG is enabled or after the service routine has been performed.

49.4.1.1 Servicing the WDOG to Reload the Counter

The proper service sequence to reload a time-out value to the counter begins by writing 0x 5555 followed by 0x AAAA to the Watchdog Service Register (WSR). Any number of instructions can be executed between the two writes. If the WSR is not loaded with 0x 5555 prior to writing 0x AAAA to the WSR, the counter is not reloaded. If any value other than 0x AAAA is written to the WSR after 0x 5555, the counter is not reloaded. This service sequence reloads the counter with the time-out value WT[7:0] of the Watchdog Control Register (WCR). The time-out value can be changed at any point of the time and the counter reloads this value whenever the core services the Watchdog.

49.4.2 Interrupt Event

Prior to time-out the WDOG can generate an interrupt which can be considered as a warning signal to indicate that the time-out occurs shortly. The time duration between the interrupt event and the time-out event can be controlled by writing to the WICT field of the Watchdog Interrupt Control Register (WICR). It can vary between 0 and 127.5 seconds. If the WDOG is serviced (Section 49.4.1.1, “Servicing the WDOG to Reload the Counter”) before interrupt generation, then the counter is reloaded with the time-out value WT[7:0] of the Watchdog Control Register (WCR) and an interrupt is not triggered.

49.4.3 Power-Down Counter Event

The power-down counter inside the WDOG module is enabled out of reset. This counter has a fixed time out value of 16 seconds, after which it drives the $\overline{\text{WDOG}}$ signal low to prevent this, the software must disable this counter by clearing the PDE bit of Watchdog Miscellaneous Control Register (WMCR) within 16 seconds of reset de-assertion. After it is disabled, this counter cannot be enabled again until the next system reset occurs. This feature is provided to prevent cores being hung up after reset, as WDOG is not enabled out of reset.

49.4.4 Low-Power Modes

49.4.4.1 STOP Mode

If the WDOG timer low-power bit (WDZST) in the Watchdog Control Register (WCR) is 0, the WDOG timer continues to operate using the low-frequency reference clock. If the WDZST bit is set to 1, then the WDOG Timer operation is suspended in Low-power STOP mode. Upon exiting Low-power STOP mode, the WDOG operation returns to what it was prior to entering STOP mode.

49.4.4.2 WAIT Mode

If the WDOG timer disable bit for low-power WAIT mode (WDW) bit in the Watchdog Control Register (WCR) is 0, the WDOG timer continues to operate using the low-frequency reference clock. If the low-power WAIT Enable (WDW) bit is set to 1, then the WDOG Timer operation is suspended. Upon exiting low-power WAIT mode, the WDOG operation returns to what it was prior to entering the WAIT mode.

NOTE

The WDOG timer is not able to detect events that occur for periods less than one low-frequency reference clock cycle. For example, in repeated WAIT mode entry/exit, if the RUN mode time is less than one low-frequency reference clock cycle and if the WDW bit is set, then the WDOG timer may never time out even though the system is in RUN mode for a finite duration, because the WDOG timer may not see any low-frequency reference clock edge during its wake time.

49.4.5 Debug Mode

The WDOG timer can be configured for continual operation, or the operation can be suspended during debug mode. If the WDOG debug enable (WDBG) bit is set to 1 in the Watchdog Control Register (WCR), the WDOG Timer operation is suspended in debug mode. In the case of the WDBG bit being set to 1 and Debug mode being entered, WDOG timer operation is suspended after 2 low-frequency reference clocks and similarly WDOG Timer operation is continued after 2 low-frequency reference clocks of Debug mode Exit. Register read and write accesses in Debug mode continue to function normally. Also, while in DEBUG mode, the WDE bit of Watchdog Control Register (WCR) can be enabled-disabled directly. If the WDOG debug enable (WDBG) bit is cleared then WDOG Timer operation is not suspended. Power-down counter is not affected by debug mode entry/exit.

NOTE

If the WDE bit of Watchdog Control Register (WCR) is set/cleared while in DEBUG mode, it remains set/cleared even after exiting DEBUG mode.

49.4.6 Operations

This section describes the module's operations.

49.4.6.1 Watchdog Reset Generation

The WDOG generated reset signal $\overline{\text{wdog\_rst}}$ is asserted by the following operations:

- A software write to the Software Reset Signal (SRS) bit of the Watchdog Control Register (WCR).
- WDOG time-out. See Section 49.4.1, "Time-Out Event."

The $\overline{\text{wdog\_rst}}$ signal is asserted for one clock cycle of the low-frequency reference clock for both the time-out condition and software write occurrence. It remains asserted for 1 clock cycle of the low-frequency reference clock, even if a system reset is asserted in between. Figure 49-9 shows the timing diagram of this signal due to a time-out condition.

49.4.6.2 WDOG_B Generation

The WDOG module asserts $\overline{\text{WDOG}}$ under the following scenarios:

- Software write to WDA bit of Watchdog Control Register (WCR). $\overline{\text{WDOG}}$ Signal remains asserted as long as the WDA bit is 0.
- WDOG time-out condition, WDT bit of Watchdog Control Register (WCR) must be set for this scenario. Description of the time-out condition can be found in the Section 49.4.1, "Time-Out Event." $\overline{\text{WDOG}}$ Signal remains asserted until a Power-on Reset (POR) occurs. It gets cleared after the POR occurs and not due to any other system reset. Figure 49-10 shows the timing diagram of $\overline{\text{WDOG}}$ due to time-out condition.
- WDOG Power-down Counter time-out, PDE bit of Watchdog Miscellaneous Control Register (WMCR) is not cleared in this scenario. Description of this counter can be found in the Section 49.4.3, "Power-Down Counter Event." The $\overline{\text{WDOG}}$ Signal remains asserted for one clock cycle of the low-frequency reference clock.

Figure 49-8 shows the scenarios under which $\overline{\text{WDOG}}$ gets asserted.



Figure 49-8. $\overline{\text{WDOG}}$ Generation



Figure 49-9. WDOG Time-Out Condition/WDT Bit Is Not Set



Figure 49-10. WDOG Time-Out Condition/WDT Bit Is Set

49.4.7 Clocks

This section describes clocks and special clocking requirements of the module.

The WDOG module uses the low-frequency reference clock for its counter and control operations. The peripheral bus clock is used for register Read/Write operations.

The low-frequency reference clock is a free running clock and cannot be gated. The peripheral bus clock cannot be gated and is selectively switched ON whenever Read/Write operations take place.

49.4.8 Reset

This section describes how to reset the module and explains special requirements related to reset.

The module is reset by a system reset and has the following consequences:

- The WDOG counter is disabled.
- The Power-Down counter is enabled and starts counting.

49.4.9 Interrupt

The WDOG module has the feature of Interrupt generation before time-out. The interrupt is generated only if the WIE bit in the Watchdog Interrupt Control Register (WICR) is set. The exact time at which the interrupt occurs prior to time-out depends on the value of the WICT field of the Watchdog Interrupt

Control Register (WICR). As an example, if the WICT field has a value of 0x04, then the interrupt is generated 2 seconds prior to time-out. After the interrupt is triggered, the WTIS bit in the Watchdog Interrupt Control Register (WICR) is set. The software need to clear this bit to negate the Interrupt. If the WDOG is serviced before the interrupt generation then the counter is reloaded with the time-out value WT[7:0] of Watchdog Control Register (WCR) and an interrupt is not be triggered.

49.4.10 Flow Diagrams

A flow diagram of watchdog operation is shown in Figure 49-11, Figure 49-12 and Figure 49-13.


idle
no
resets negated ?
yes
no
time-out value?
yes
no
watchdog enabled ?
yes
start counter
no
decrement counter
yes
watchdog enabled ?
yes
yes
Low-Power mode exited?
no
yes
Low-Power mode?
no
DEBUG exited?
no
DEBUG mode?
yes
no
counter suspended
yes
suspend watchdog ?
no
no
suspend watchdog ?
yes
counter suspended
yes
WSR serviced?
reload counter
no
count = 0?
no
yes
assert time-out indication
(Continued in following figure)
(From “system reset asserted?”)



NOTE: A system reset forces the state machine to “idle” at any time during countdown.

Figure 49-11. Time-Out Counter Flow Diagram



Figure 49-12. Power-Down Counter Flow Diagram



Figure 49-13. Interrupt Generation Flow Diagram

49.5 Initialization

The following programming sequence initializes the WDOG module:

- The WMCR[PDE] bit is cleared to disable the power-down counter.
- The WMCR[WDT] field is programmed for a sufficient time-out value.
- The WDOG module is enabled by setting the WMCR[WDE] bit so that the time-out counter loads the WMCR[WDT] field value and starts counting.

Chapter 50
Wireless External Interface Module (WEIM)

This chapter describes the wireless external interface module (WEIM) implemented on this device, and covers the following topics:

- Section 50.2, “External Signal Description”
- Section 50.3, “Memory Map and Register Definition”
- Section 50.4, “Functional Description”
- Section 50.5, “Initialization/Application Information”

50.1 Overview

The wireless external interface module (WEIM) handles the interface to devices external to the chip, including generation of chip selects, clock and control for external peripherals and memory. It provides asynchronous and synchronous access to devices with SRAM-like interfaces.

Figure 50-1 shows a top-level WEIM block diagram. The external signals shown in Figure 50-1 are described in Section 50.2, “External Signal Description” (see Table 50-2).



Figure 50-1. WEIM Block Diagram

50.1.1 Features

The WEIM includes the following features:

- Six chip selects for external devices, with $\overline{CS0}$ and $\overline{CS1}$ each covering a range of 128 Mbytes and $\overline{CS2}$–$\overline{CS5}$ each covering a range of 32 Mbytes
- $\overline{CS0}$ range can be increased to 256 Mbytes when collapsed with $\overline{CS1}$
- Selectable protection for each chip select
- Programmable data port size for each chip select
- Asynchronous accesses with programmable setup and hold times for control signals
- Synchronous memory burst read mode support for AMD, Intel, and Micron burst Flash memory
- Synchronous memory burst write mode support for PSRAM (CellularRAM™ from Micron, Infineon, and Cypress), fixed write latency support
- Support for multiplexed address / data bus operation
- External cycle termination/postpone with $\overline{DTACK}$ signal
- Programmable wait-state generator for each chip select
- Support for big-endian and little-endian modes of operation per access
- ARM AHB slave interface

50.1.2 Modes of Operation

The WEIM has six modes of operation. No dedicated low-power mode is included, because most of the clocks are gated when there are no accesses to the WEIM, providing maximum energy conservation.

The WEIM modes of operation are as follows:

- Asynchronous mode. This is a non-burst mode is used for NOR Flash and SRAM access. In this mode a single data is read/written with each access (asserted address). Timings are controlled by preset values in the chip select control registers. In this mode, the size of data writes should match the external data bus width. For example, only half-word writes should be performed if the external memory bus width is 16 bits.
- Synchronous read mode. This is a burst mode is used for reading Flash memory devices. In this mode, after address assertion a burst of sequential data can be read. Data exchange is carried out according to BCLK clock generated by WEIM. An access may be delayed by the assertion of the external $\overline{ECB}$ signal after the first word of data.
- Page mode.This mode is used for memory burst read, but the address is asserted for each data in the burst as $\overline{LBA}$ and BCLK operate asynchronously. In this mode the setup time is greater for the first data burst than for the remaining data in the burst (from the same page).
- Synchronous read/write mode for PSRAM synchronous mode and peripherals with write burst capability. In this mode both reads and writes are synchronous. Access may be additionally delayed according to the $\overline{ECB}$ state before the first piece of data arrives (refresh wait enable).
- DTACK mode. This is a non-burst mode used for PCMCIA accesses. In this mode WEIM waits for $\overline{DTACK}$ acknowledge until 1024 counts of the AHB clock have passed. In this mode $\overline{DTACK}$ can be used as either posedge or level sensitive, according to WSC field and EW bit settings.

- Multiplexed Address/Data mode. This mode supports multiplexing of addresses and data bits on the same pins for synchronous/asynchronous accesses to 32-bit data width memory devices.

50.2 External Signal Description

This section provides an overview and detailed description of WEIM external signals.

50.2.1 Overview

Table 50-2 lists input and output signals between the WEIM and the external devices.

Table 50-2. Signal Properties

Name	Port	Function	Direction	Reset State
ADDR[25:16]	—	Address bus MSB / $\overline{EB}$[3:2], CRE	Out	Low
ADDR[15:0]/ M_DATA_OUT[15:0]	—	Address bus LSB / Output data multiplexed bus LSB	Out	Low
BCLK	—	Burst Clock	Out	Low
BCLK_FB	—	Feedback burst clock	In	—
BIGEND	—	Data endian mode	In	—
BOOT_CFG[5:0]	—	Boot configuration	In	—
$\overline{CS}$[5:0]	—	Chip selects	Out	High
DATA_IN[15:0]/ M_DATA_IN[31:16]	—	Input data bus LSB / Input data multiplexed bus MSB	In	—
DATA_OUT[15:0]/ M_DATA_OUT[31:16]	—	Output data bus LSB / Output data multiplexed bus MSB	Out	Low
$\overline{DTACK}$	—	Data transfer acknowledge / wait	In	—
$\overline{EB}$[3:0]	—	Enable Byte	Out	High
$\overline{ECB}$	—	End current burst / wait	In	—
GUARD	—	Input guard	In	—
IO_DIR[3:0]	—	I/O direction	Out	Low
$\overline{LBA}$	—	Load burst address	Out	High
M_DATA_IN[15:0]	—	Input data multiplexed bus LSB	In	—
$\overline{OE}$	—	Output enable	Out	High
$\overline{RW}$	—	Read/write	Out	High
WR_GUARD	—	Write guard	Out	High

50.2.2 Detailed Signal Descriptions

Table 50-3 gives a detailed description of the WEIM signals.

Table 50-3. WEIM Detailed Signal Descriptions

Signal	I/O	Description
ADDR[25:16]	IO	Address Bus MSB. These signals are used as address bits [25:16]. In multiplexed mode these signals do not change their state. If the corresponding AUS*x* bit is set in the WEIM control register, these signals reflect AHB address bits [25:16]. If the AUS*x* bit is not set, these signals represent AHB address bits [27:18] for word width memory, [26:17] for half-word width memory and [25:16] for byte-width memory. In the multiplexed mode (MUM = 1 in the chip select *x* additional control register), then ADDR[25:24] or ADDR[24:23] (depending on the CRER bit setting in the WEIM control register) are also used as $\overline{EB}$[3:2] outputs. ADDR[23] or ADDR[25] is also used as the CRE output in PSRAM mode (PSR=1).
ADDR[15:0]/ M_DATA_OUT [15:0]	IO	Multiplexed Address Bus LSB/Output Data Bus LSB. In non-multiplexed mode these signals are used as address bits [15:0]. If the corresponding AUS*x* bit is set in the WEIM control register, these signals reflect AHB address bits [15:0]. If the AUSx bit is not set, these signals reflect AHB address bits [17:2] for word width memory, [16:1] for half-word width memory and [15:0] for byte width memory. In multiplexed address/data mode these bits are multiplexed between address and output data bits [15:0]. The behavior in multiplexed address/data mode is affected by the LBA, LBN and LAH fields in the chip select control registers. In synchronous multiplexed mode the behavior is affected by the BCS, BCD and LAH fields. The bidirectional LSB address/data bus is made in IO PAD from M_DATA_IN[15:0] and ADDR[15:0]/M_DATA_OUT[15:0].
BCLK	O	Burst Clock. This active-high output signal BCLK is used to clock external, burst-capable devices to synchronize the loading and incrementing of addresses and delivery of burst read and write data to/from the WEIM. Its behavior is affected by the BCM bit in the WEIM configuration register and the SYNC, BCD and BCS fields in the chip select control registers. BCLK can start on both rising and falling edge of HCLK.
BCLK_FB	I	Burst Clock Feedback. This input is used to provide the input data sampling clock at high data speeds. It is a feedback from the I/O pin of the BCLK output signal that is used to align the clock used by the memory with the clock used to sample the read data.
BIGEND	I	Big/Little Endian. This input is used to provide big/little-endian support in the WEIM. WEIM supports big- and little-endian accesses according Table 50-4. WEIM also supports mixing big- and little-endian accesses.
BOOT_CFG [5:0]	O	Boot configuration. These input pins determine the state of some WEIM configuration bits after hardware reset. Settings are given in the following table. **BOOT_CFG Bits** / **Configured Bits** / **Location of Configured Bits** 5 / AUS0 / WEIM configuration register (WCR) 4 / MUM / Chip select 0 upper control register (CSCR0U) 3 / MAS / WEIM configuration register 2:0 / DSZ[2:0] / Chip select 0 upper control register (CSCR0U)
$\overline{CS}$[5:0]	O	Chip selects. The $\overline{CS}$[5:0] signals are chip selects active-low output pins. The behavior is affected by the CSA and CSN fields in the chip select control registers. The $\overline{CS}$[0] address space range can be increased to 256 Mbytes by merging the $\overline{CS}$[0] and $\overline{CS}$[1] ranges. In this case the merged address space (MAS) bit is set in the WEIM configuration register, and the $\overline{CS}$[1] pin is used as address line A26. As shown in Table 50-6, the chip select signals are asserted based on a decode of address lines [31:24] (when enabled).

Table 50-3. WEIM Detailed Signal Descriptions (Continued)

Signal	I/O	Description
DATA_IN[15:0]/ M_DATA_IN [31:16]	IO	Input Data Bus LSB / Input Data Multiplexed Bus MSB. These signals are the input data bus used to transfer data from external devices. In a non multiplexed mode it is LSB, in a multiplexed mode it is MSB. The bidirectional LSB data bus are made in the IO PAD from DATA_IN[15:0]/M_DATA_IN[31:16] and DATA_OUT[15:0]/M_DATA_OUT[31:16].
DATA_OUT[15:0]/ M_DATA_OUT [31:16]	0	Output Data Bus LSB / Output Data Multiplexed Bus MSB. These signals are the output data bus used to transfer data to an external devices. In non-multiplexed mode it is LSB, and in multiplexed mode it is MSB. The bidirectional LSB data bus is made in IO PAD from DATA_IN[15:0]/M_DATA_IN[31:16] and DATA_OUT[15:0]/M_DATA_OUT[31:16].
$\overline{\text{DTACK}}$	I	Data Transfer Acknowledge. This input signal is used to externally terminate a data transfer when enabled. For $\overline{\text{DTACK}}$ enabled cycles, the bus time-out monitor generates a bus error if $\overline{\text{DTACK}}$ is asserted and is not negated before 1024 clocks have elapsed. This signal is used in two modes: with rising edge detection or with level detection with an insensitiveness time. Edge detection mode is used for devices like PCMCI cards. Level detection mode is used for asynchronous devices like ATI graphics controllers. $\overline{\text{DTACK}}$ control keeps backward compatibility with previous architectures that used it in the Application processors.
$\overline{\text{EB}}$[3:0]	O	Enable Byte. Those active-low output pins indicate active data bytes for the current access. They may be configured to assert for both read and write cycles or for write cycles only, as programmed in the chip select control registers. $\overline{\text{EB}}$[0] corresponds to DATA_OUT[7:0] and M_DATA_OUT[7:0]. $\overline{\text{EB}}$[1] corresponds to DATA_OUT[15:8] and M_DATA_OUT[15:8]. $\overline{\text{EB}}$[2] corresponds to M_DATA_OUT[23:16]. $\overline{\text{EB}}$[3] corresponds to M_DATA_OUT[31:24]. In the multiplexed mode (MUM = 1), $\overline{\text{EB}}$[3:2] also are multiplexed to the ADDR[25:24] bits (or ADDR[24:23], depending on the CRER bit setting in the WEIM control register). For write accesses the behavior of $\overline{\text{EB}}$ is affected by the EBWA, EBWN, and EBC fields in the chip select control registers. For read accesses the behavior of $\overline{\text{EB}}$ is affected by the EBRA and EBRN fields in the chip select control registers.
$\overline{\text{ECB}}$	I	End Current Burst (WAIT). This active-low input signal $\overline{\text{ECB}}$ is asserted by external burst capable devices. It is serviced in synchronous mode only (SYNC=1). This signal can be used in two different modes depending on the EW bit setting in the chip select control register, as follows: • In ECB mode (EW=0) $\overline{\text{ECB}}$ indicates the end of the current (continuous) burst sequence. Following assertion, the WEIM terminates the current burst sequence and initiate a new one. • In wait mode (EW=1) the memory device asserts this signal to insert wait states during refresh collisions or during a row boundary crossing. Following assertion, the WEIM does not terminate the current burst sequence and continues it once WAIT is negated. $\overline{\text{ECB}}$ has a pull-up resistor in I/O. For burst devices $\overline{\text{ECB}}$/WAIT output should be configured to change one cycle before data is ready (before delay).
GUARD	I	Guard. This active-high input signal indicates that I/O is locked by another module and current access should be postponed until I/O is unlocked. GUARD and WR_GUARD together are used in back-to-back accesses between memory controllers to avoid contention on the shared pins.

Table 50-3. WEIM Detailed Signal Descriptions (Continued)

Signal	I/O	Description
IO_DIR[3:0]	O	IO Direction. These active-high output signals indicate I/O direction (0 for input and “1” for output). Bidirectional buses are made in the I/O module from the ADDR[15:0]/M_DATA_OUT[15:0] and M_DATA_IN[15:0]and from the DATA_OUT[15:0]/M_DATA_OUT[31:16] and DATA_IN[15:0]/M_DATA_IN[31:16]. Bit IO_DIR[0] corresponds to ADDR[7:0]/M_DATA_OUT[7:0] / M_DATA_IN[7:0], bit IO_DIR[1] corresponds to ADDR[15:8]/M_DATA_OUT[15:8] / M_DATA_IN[15:8], bit IO_DIR[2] corresponds to DATA_OUT[7:0]/M_DATA_OUT[23:16] / DATA_IN[7:0]/M_DATA_IN[23:16], bit IO_DIR[3] corresponds to DATA_OUT[15:8]/M_DATA_OUT[31:24] / DATA_IN[15:8]/M_DATA_IN[31:24].
$\overline{\text{LBA}}$	O	Load Burst Address. This active-low output signal is asserted during burst mode accesses to cause the external burst capable device to load a new starting burst address. Assertion of $\overline{\text{LBA}}$ indicates that a valid address is present on the address bus. Its behavior is affected by the SYNC bit, BCD, BCS, LBA and LBN fields in the Chip Select control registers. In asynchronous mode (SYNC=0) $\overline{\text{LBA}}$ length decreased by LBA and LBN fields. In the synchronous mode (SYNC=1) $\overline{\text{LBA}}$ length is equal BCD + BCS + LBN + 1 half AHB clock cycles.
M_DATA_IN[15:0]	I	Multiplexed Data Input Bus. These signals are the LSB input data bus used to transfer data from an external devices in multiplexed mode. The bidirectional LSB address/data bus is made in IO PAD from M_DATA_IN[15:0] and ADDR[15:0]/M_DATA_OUT[15:0].
$\overline{\text{OE}}$	O	Output Enable. This active-low output signal $\overline{\text{OE}}$ indicates the bus access is a read, and enables slave devices to drive the data bus with read data. Its behavior is affected by the OEA and OEN fields in the Chip Select control registers.
$\overline{\text{RW}}$	O	Read/Write. The $\overline{\text{RW}}$ output signal indicates if the current bus access is a read or write cycle. A high (logic one) level indicates a read cycle and a low (logic zero) level indicates a write cycle. Its behavior is affected by the RWA and RWN fields in the Chip Select control registers.
STROBE	O	Strobe. This signal allows capture current access controls, address and data on logic analyzer. sync. and async. accesses are supported.
WR_GUARD	O	WR_GUARD. This active-high output signal indicates that I/O is locked by WEIM. (It is asserted also in Extra Dead Cycles time). WR_GUARD and GUARD together are used in back-to-back accesses between memory controllers to avoid contention on the shared pins.

Table 50-4 shows example of WEIM input-output signals for different AHB and port configurations.

Table 50-4. WEIM Out/In Data in Case AHB Out/In Data is 0xB3B2_B1B0

Endian Mode	AHB Access	AHB Address [1:0]	Port Size And Used Bits								
			Word Port				Halfword Port			Byte Port	
			[31:24]	[23:16]	[15:8]	[7:0]	External address [0]	[31:24] ([15:8])	[23:16] ([7:0])	External address [1:0]	[31:24] ([15:8], [23:16], ([7:0])
Big	Word	0	0xB3	0xB2	0xB1	0xB0	0	0xB3	0xB2	0	0xB3
										1	0xB2
							1	0xB1	0xB0	2	0xB1
										3	0xB0
	Half Word	0	0xB3	0xB2	—	—	0	0xB3	0xB2	0	0xB3
										1	0xB2
		2	—	—	0xB1	0xB0	1	0xB1	0xB0	2	0xB1
										3	0xB0
	Byte	0	0xB3	—	—	—	0	0xB3	—	0	0xB3
		1	—	0xB2	—	—		—	0xB2	1	0xB2
		2	—	—	0xB1	—	1	0xB1	—	2	0xB1
		3	—	—	—			—	0xB0	3	0xB0
Little	Word	0	0xB3	0xB2	0xB1	0xB0	0	0xB1	0xB0	0	0xB0
										1	0xB1
							1	0xB3	0xB2	2	0xB2
										3	0xB3
	Half Word	0	—	—	0xB1	0xB0	0	0xB1	0xB0	0	0xB0
										1	0xB1
		2	0xB3	0xB2	—	—	1	0xB3	0xB2	2	0xB2
										3	0xB3
	Byte	0	—	—	—	0xB0	0	—	0xB0	0	0xB0
		1	—	—	0xB1	—		0xB1	—	1	0xB1
		2	—	0xB2	—	—	1	—	0xB2	2	0xB2
		3	0xB3	—	—	—		0xB3	—	3	0xB3

50.3 Memory Map and Register Definition

The WEIM module includes 19 user-accessible 32-bit registers. These registers are accessible only in supervisor mode, with 32-bit reads and writes.

The WEIM registers can be summarized as follows:

- The WEIM configuration register (WCR) contains control bits that configure the WEIM for different modes of operation.
- In addition, each chip select has three chip select control registers denoted as upper, lower, and additional respectively. These registers are identical for chip selects 1–5, but for chip select 0 the registers' reset states depend on the BOOT_CFG input.

Complete decoding is not performed, so shadowing can occur with these registers. The user should not attempt to address these registers at any other address location other than those listed in the Table 50-5 and Table 50-6.

50.3.1 Memory Map

The memory map for the WEIM is shown in the Table 50-5 and the memory map for the Chip Select memory ranges is shown in the Table 50-6.

Table 50-5. WEIM Memory Map

Address	Use	Access	Reset	Section/Page
0x0000 (CSCR0U)	Chip Select 0 Upper Control Register	R/W	0x0000_1E00	50.3.3.1/50-15
0x0004 (CSCR0L)	Chip Select 0 Lower Control Register	R/W	0xA000_0841[1]	50.3.3.2/50-20
0x0008 (CSCR0A)	Chip Select 0 Additional Control Register	R/W	0x0000_5000	50.3.3.3/50-23
0x0010 (CSCR1U)	Chip Select 1 Upper Control Register	R/W	0x0000_0000	50.3.3.1/50-15
0x0014 (CSCR1L)	Chip Select 1 Lower Control Register	R/W	0x0000_0000	50.3.3.2/50-20
0x0018 (CSCR1A)	Chip Select 1 Additional Control Register	R/W	0x0000_0000	50.3.3.3/50-23
0x0020 (CSCR2U)	Chip Select 2 Upper Control Register	R/W	0x0000_0000	50.3.3.1/50-15
0x0024 (CSCR2L)	Chip Select 2 Lower Control Register	R/W	0x0000_0000	50.3.3.2/50-20
0x0028 (CSCR2A)	Chip Select 2 Additional Control Register	R/W	0x0000_0000	50.3.3.3/50-23
0x0030 (CSCR3U)	Chip Select 3 Upper Control Register	R/W	0x0000_0000	50.3.3.1/50-15
0x0034 (CSCR3L)	Chip Select 3 Lower Control Register	R/W	0x0000_0000	50.3.3.2/50-20
0x0038 (CSCR3A)	Chip Select 3 Additional Control Register	R/W	0x0000_0000	50.3.3.3/50-23
0x0040 (CSCR4U)	Chip Select 4 Upper Control Register	R/W	0x0000_0000	50.3.3.1/50-15
0x0044 (CSCR4L)	Chip Select 4 Lower Control Register	R/W	0x0000_0000	50.3.3.2/50-20
0x0048 (CSCR4A)	Chip Select 4 Additional Control Register	R/W	0x0000_0000	50.3.3.3/50-23

Table 50-5. WEIM Memory Map (Continued)

Address	Use	Access	Reset	Section/Page
0x0050 (CSCR5U)	Chip Select 5 Upper Control Register	R/W	0x0000_0000	50.3.3.1/50-15
0x0054 (CSCR5L)	Chip Select 5 Lower Control Register	R/W	0x0000_0000	50.3.3.2/50-20
0x0058 (CSCR5A)	Chip Select 5 Additional Control Register	R/W	0x0000_0000	50.3.3.3/50-23
0x0060 (WCR)	WEIM Configuration Register (WCR)	R/W	0x0000_0100	50.3.3.4/50-27

1 some bits are set according BOOT_CFG input

Table 50-6. Chip Selection Memory Map

Address	Use	Access
0xA0000000 ... 0xA7FF_FFFF	$\overline{CS0}$ memory region	R/W
0xA8000000 ... 0xAFFF_FFFF	$\overline{CS1}$ memory region	R/W
0xB0000000 ... 0xB1FF_FFFF	$\overline{CS2}$ memory region	R/W
0xB2000000 ... 0xB3FF_FFFF	$\overline{CS3}$ memory region	R/W
0xB4000000 ... 0xB5FF_FFFF	$\overline{CS4}$ memory region	R/W
0xB6000000 ... 0xB7FF_FFFF	$\overline{CS5}$ memory region	R/W

50.3.2 Register Summary

Figure 50-2 shows the key to the register fields and Table 50-7 shows the register figure conventions.



Figure 50-2. Key to Register Fields

Table 50-7. Register Figure Conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register Field Types	
R	Read-only. Writing this bit has no effect.
W	Write-only.
rw	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.

Table 50-7. Register Figure Conventions (Continued)

Convention	Description
Reset Values	
0	Resets to zero.
1	Resets to one.
—	Undefined at reset.
u	Unaffected by reset.
[*signal_name*]	Reset value is determined by polarity of indicated signal.

50.3.3 Register Descriptions

This section consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Details of register bits and field function follow the register diagrams, in bit order. The 96 bits used to control each chip select are divided into three registers: chip select *x* upper control register (CSCR*x*U), chip select *x* lower control register (CSCR*x*L) and chip select *x* additional control register (CSCRxA).

- Bits [95:64] are located in the chip select *x* upper control register (see Figure 50-3).
- Bits [63:32] are located in the chip select *x* lower control register (see Figure 50-4).
- Bits [31:0] are located in the chip select *x* additional control register (see Figure 50-5).

Table 50-8 provides a summary of the registers in the WEIM module. For the base address of a particular module instantiation, see the system memory map.

Table 50-8. WEIM Register Summary

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000 (CSCR0U)	R	SP	WP	BCD		BCS				PSZ		PME	SYNC	DOL			
	W																
	R	CNC		WSC						EW	WWS			EDC			
	W																
0x0004 (CSCR0L)	R	OEA				OEN				EBWA				EBWN			
	W																
	R	CSA				EBC	DSZ			CSN				PSR	CRE	WRAP	CS EN
	W																

Table 50-8. WEIM Register Summary (Continued)

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0008 (CSCR0A)	R	EBRA				EBRN				RWA				RWN			
	W																
	R	MUM	LAH			LBN			LBA	DWW		DCT		WWU	AGE	CNC2	FCE
	W																
0x0010 (CSCR1U)	R	SP	WP	BCD		BCS				PSZ		PME	SYNC	DOL			
	W																
	R	CNC				WSC				EW	WWS			EDC			
	W																
0x0014 (CSCR1L)	R	OEA				OEN				EBWA				EBWN			
	W																
	R	CSA				EBC	DSZ			CSN				PSR	CRE	WRAP	CS EN
	W																
0x0018 (CSCR1A)	R	EBRA				EBRN				RWA				RWN			
	W																
	R	MUM	LAH			LBN			LBA	DWW		DCT		WWU	AGE	CNC2	FCE
	W																
0x0020 (CSCR2U)	R	SP	WP	BCD		BCS				PSZ		PME	SYNC	DOL			
	W																
	R	CNC				WSC				EW	WWS			EDC			
	W																
0x0024 (CSCR2L)	R	OEA				OEN				EBWA				EBWN			
	W																
	R	CSA				EBC	DSZ			CSN				PSR	CRE	WRAP	CS EN
	W																
0x0028 (CSCR2A)	R	EBRA				EBRN				RWA				RWN			
	W																
	R	MUM	LAH			LBN			LBA	DWW		DCT		WWU	AGE	CNC2	FCE
	W																

Table 50-8. WEIM Register Summary (Continued)

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0030 (CSCR3U)	R	SP	WP	BCD		BCS				PSZ		PME	SYNC	DOL			
	W																
	R	CNC		WSC						EW	WWS			EDC			
	W																
0x0034 (CSCR3L)	R	OEA				OEN				EBWA				EBWN			
	W																
	R	CSA				EBC	DSZ			CSN				PSR	CRE	WRAP	CS EN
	W																
0x0038 (CSCR3A)	R	EBRA				EBRN				RWA				RWN			
	W																
	R	MUM	LAH			LBN			LBA	DWW		DCT		WWU	AGE	CNC2	FCE
	W																
0x0040 (CSCR4U)	R	SP	WP	BCD		BCS				PSZ		PME	SYNC	DOL			
	W																
	R	CNC		WSC						EW	WWS			EDC			
	W																
0x0044 (CSCR4L)	R	OEA				OEN				EBWA				EBWN			
	W																
	R	CSA				EBC	DSZ			CSN				PSR	CRE	WRAP	CS EN
	W																
0x0048 (CSCR4A)	R	EBRA				EBRN				RWA				RWN			
	W																
	R	MUM	LAH			LBN			LBA	DWW		DCT		WWU	AGE	CNC2	FCE
	W																
0x0050 (CSCR5U)	R	SP	WP	BCD		BCS				PSZ		PME	SYNC	DOL			
	W																
	R	CNC		WSC						EW	WWS			EDC			
	W																

Table 50-8. WEIM Register Summary (Continued)

Base Address Offset (Name Abbreviation)		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0054 (CSCR5L)	R	OEA				OEN				EBWA				EBWN			
	W																
	R	CSA				EBC	DSZ			CSN				PSR	CRE	WRAP	CS EN
	W																
0x0058 (CSCR5A)	R	EBRA				EBRN				RWA				RWN			
	W																
	R	MUM	LAH			LBN			LBA	DWW		DCT		WWU	AGE	CNC2	FCE
	W																
0xBASE_60 (WCR)	R													ECP5	ECP 4	ECP3	EC P2
	W																
	R	ECP1	EC P0	AUS 5	AUS 4	AUS 3	AUS 2	AUS 1	AUS 0						BC M		MA S
	W																
0xBASE_60 (WCR)	R													ECP5	ECP 4	ECP3	EC P2
	W																
	R	ECP1	EC P0	AUS 5	AUS 4	AUS 3	AUS 2	AUS 1	AUS 0						BC M	CRER	MA S
	W																

50.3.3.1 Chip Select *x* Upper Control Register (CSCR*x*U)

Offset 0x0000 (CSCR0U)
0x0010 (CSCR1U)
0x0020 (CSCR2U)
0x0030 (CSCR3U)
0x0040 (CSCR4U)
0x0050 (CSCR5U)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	SP	WP	BCD		BCS				PSZ		PME	SYNC	DOL			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	CNC		WSC[1]						EW	WWS			EDC			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-3. Chip Select *x* Upper Control Register

[1] The WSC field (bits 8 - 13) reset value is 011110 for CS0U register and is 0 for all others.

Table 50-9. Chip Select *x* Upper Control Register Field Descriptions

Field	Description
31 SP	Supervisor Protect. This bit prevents accesses to the address range defined by the corresponding chip select when the access is attempted in the User mode. SP is cleared by a hardware reset. 0 User mode accesses are allowed in the memory range defined by chip select. 1 User mode accesses are prohibited. All attempts to access an address mapped by this chip select in User mode results in a error response on the AHB and no assertion of the chip select output.
30 WP	Write Protect. This bit prevents writes to the address range defined by the corresponding chip select. WP is cleared by a hardware reset. 0 Writes are allowed in the memory range defined by chip. 1 Writes are prohibited. All attempts to write to an address mapped by this chip select result in a error response on the AHB and no assertion of the chip select output.
29–28 BCD	Burst Clock Divisor. This bit field contains the value used to program the burst clock divisor for BCLK generation. It is used to divide the internal AHB bus frequency (HCLK 133 MHz). See 50.4.4/50-31 for more information on the burst clock divisors. An example is shown in Figure 50-41. When the BCM bit is set in the WEIM configuration register, BCD is ignored. BCD is cleared by a hardware reset. **Note:** When working with DOL=BCD=0, SYNC=1,FCE should be configured to 1 and EDC field should be configured to 4, because of tight timings in the controller. 00 Divide AHB clock by 1 01 Divide AHB clock by 2 10 Divide AHB clock by 3 11 Divide AHB clock by 4

Table 50-9. Chip Select *x* Upper Control Register Field Descriptions (Continued)

Field	Description
27-24 BCS	Burst Clock Start. If SYNC = 1 this bit field determines the number of half cycles after address assertion before the first rising edge of BCLK is seen. See example on the Figure 50-41. A value of 0 results in a half clock delay, not an immediate assertion. When the BCM bit is set in the WEIM configuration register, this overrides the BCS bits. BCS is cleared by a hardware reset. **Note:** when working in synchronous mode when DOL=BCD=0/1 and FCE=1, BCS should be configured to an odd number (1,3,5,...). 0000 1 half AHB clock cycle. 0001 2 half AHB clock cycles. ... 1111 16 half AHB clock cycles.
23–22 PSZ	Page Size. If PME is clear the PSZ bit field indicates memory burst length in words (where *word* is defined by the DSZ field) and should be properly initialized for mixed wrap/increment AHB accesses support. Continuous PSZ value corresponds to continuous burst length setting of the external memory device. If PME is set (set to 1) the PSZ bit field indicates number of words (where “word” is defined by the port size in DSZ field) in a page in memory. This ensures that the WEIM does not burst past a page boundary at increment access when the PME bit is set. PSZ is cleared by a hardware reset. See Table 50-10 for PSZ Bit Field Combinations.
21 PME	Page Mode Emulation. This bit enables page mode emulation in burst mode. When PME is set (and SYNC equals 1), the external address is asserted for each piece of data requested. Additionally, the $\overline{\text{LBA}}$ and BCLK signals behave in the same way when an asynchronous access is performed (see Figure 50-25). PME is cleared by a hardware reset. 0 Disables page mode emulation 1 Enables page mode emulation
20 SYNC	Synchronous Burst Mode Enable. This bit enables synchronous burst mode if PME is clear (see also PME and PSR description). When enabled, the WEIM is capable of interfacing to burst Flash devices through additional burst control signals: BCLK, $\overline{\text{LBA}}$, and $\overline{\text{ECB}}$ (see example on the Figure 50-29). The sequencing of these additional I/Os is controlled by other WEIM configuration register bit settings as described in Section 50.4.3/50-31. If SYNC = 1 and PSR = 0, reads will be performed synchronously and writes will be performed asynchronously. If SYNC = 1 and PSR = 1, both reads and writes will be performed synchronously. SYNC =1, PSR = 1 and PME =1 is a reserved configuration forbidden for use. SYNC is cleared by a hardware reset. 0 Disables synchronous burst mode 1 Enables synchronous burst mode

Table 50-9. Chip Select *x* Upper Control Register Field Descriptions (Continued)

Field	Description
19–16 DOL	Data Output Length. If the SYNC is set (equals 1) the DOL bit field specifies number of wait states during the burst access after the delay of the first data according to the settings shown below (see examples on the Figure 50-25 and Figure 50-40). The reset value 0 specifies that burst data is held for a single AHB clock period. As AHB clock frequencies increase, it may become necessary to delay sampling the data for multiple AHB clock periods in order to meet burst memory setup and/or frequency specifications and/or WEIM data setup time requirements. DOL has no effect on burst data length when SYNC = 0. DOL is cleared by a hardware reset. Bit 19, in addition, allows to write with fixed latency, to support this mode for PSRAM ver.1.5 and above. **Note:** When working with DOL=BCD=0, SYNC=1,FCE should be configured to 1 and EDC field should be configured to 4. 0000 1 AHB clock cycle data length. 0001 2 AHB clock cycles data length. ... 1111 16 AHB clock cycles data length. 0111 8 AHB clock cycle data length. 1000 1 AHB clock cycle data length, fixed write latency. 1001 2 AHB clock cycles data length, fixed write latency. ... 1111 8 AHB clock cycle data length, fixed write latency.
15–14 CNC	Chip Select Negation Clock Cycles. This bit field specifies the minimum number of clock cycles a chip select must remain negated after it is negated (but doesn't guarantee negation for back-to-back accesses, it requires EDC using) according to the settings shown below. See examples on the Figure 50-12, and Figure 50-13. CNC has no effect on write accesses when any CSA bit is set. CNC is cleared by a hardware reset. The number of clock cycles of this field can be increased using the CNC2 bit in the appropriate Chip Select Additional Control Register. The number of AHB clock cycles produced by both bit fields is shown in. 00 0 Minimum number of AHB clock cycles $\overline{CS}$ must remain negated. 01 1 Minimum number of AHB clock cycles $\overline{CS}$ must remain negated. 10 2 Minimum number of AHB clock cycles $\overline{CS}$ must remain negated. 11 3 Minimum number of AHB clock cycles $\overline{CS}$ must remain negated.
13–8 WSC	Wait State Control. This bit field programs the number of wait-states for an access to the external device connected to the chip select (see Figure 50-7). For SYNC = 1 WSC programs the number of AHB clock cycles required for the initial access (see Figure 50-25, and Figure 50-32) of a memory burst sequence initiated by the WEIM to an external burst device. For EW = 1 after the wait cycle count expires $\overline{ECB}$ is sampled and the cycle terminates when the $\overline{ECB}$ is negated. On other case WEIM special watch dog counter check that $\overline{ECB}$ will not be asserted for more than 1024 AHB clocks. Additionally in this case WEIM suppresses $\overline{LBA}$ generation after next $\overline{ECB}$ assertion (during increment burst at page boundary crossing). For write accesses the number of wait-states is increased according WWS value or decreased by DWW (see Table 50-11). WSC = 11_1111 indicates operation in a positive edge-sensitive DTACK mode. It selects $\overline{DTACK}$ input as access length control sign (instead of default WSC counter). It means that access length is determined by $\overline{DTACK}$ length. WSC is set to 01_1110 by a hardware reset for CSCR0. WSC is cleared by a hardware reset for CSCR1 – CSCR5. **Note:** WSC usage when SYNC=1, PSR=1 and FCE=1 is to mask the ECB_B signal for read accesses, and should be determined from the access time of the specific connected memory. **Note:** For SYNC=1, PSR=0 and DOL=0 the WSC value should be at least 4. **Note:** For SYNC=1, MUM =0, WSC≥ 2(BCD + 1) + (BCS + LBN + 2)/2. **Note:** For SYNC=1, MUM =1, WSCŠ 2(BCD + 1) + (BCS + LBN + 2 + LBH) + 2/2.

Table 50-9. Chip Select *x* Upper Control Register Field Descriptions (Continued)

Field	Description
7 EW	$\overline{ECB}$/WAIT. This bit determines how WEIM supports the $\overline{ECB}$ input in the synchronous mode. In asynchronous mode this bit determines the operation of level-sensitive DTACK mode. (see Table 50-18 for EW effect on WEIM operation modes) 0 For SYNC = 1, if $\overline{ECB}$ goes to low state in the middle of a memory burst access, then the WEIM starts a new access by asserting the current AHB address to the ADDR pins and LBA assertion (ECB mode). If SYNC = 0 and WSC=111111, the WEIM waits for $\overline{DTACK}$ posedge for access termination. 1 if $\overline{ECB}$ goes to low state in the middle of a memory burst access, then the WEIM waits until $\overline{ECB}$ goes high (WAIT mode) to continue current access; at the end of the first access in burst, it allows the delay of $\overline{ECB}$ negation until 1024 clocks. For SYNC = 0, WEIM begins access and after (2+DCT) clocks tests $\overline{DTACK}$ input. If $\overline{DTACK}$ is low WEIM waits. If $\overline{DTACK}$ is high, then it loads the WSC value (see Figure 50-27 and Figure 50-28). **Note:** EW configuration does not influence the controller behavior when a nonaligned burst access occurs in the page boundary. For example, INC16 memory configuration is used when the burst start address is 0xF8 (nonaligned, should be 0xE0), in that case, the controller makes another access to the next page to complete the initial burst access.
6–4 WWS	Write Wait State. This bit field determines whether additional wait-states are required for write cycles (see Table 50-11). This is useful for writing to memories that require additional data setup time (see example on Figure 50-9). The DWW field should be zero when this field is in use. WWS is cleared by a hardware reset. **Note:** To decrease write wait states use the DWW bit field.
3–0 EDC	Extra Dead Cycles. This bit field determines whether idle cycles are inserted before a new access (see example in Figure 50-10). If the currently accessed CS EDC field is not empty then idle cycles are inserted before next access except for two conditions: current access is an asynchronous write (its SYNC = 0) or the next access is an asynchronous read from the same chip select. This field is used in two cases: • Slow memory or peripherals that use long CS or $\overline{OE}$ to output data hold times to prevent data bus contention on back-to-back external transfers. • Synchronous accesses (SYNC = 1) to provide $\overline{CS}$ high minimum pulse width (even for back-to-back accesses). The EDC field is cleared by a hardware reset. **Note:** When working with DOL=BCD=0, SYNC=1,FCE=1 EDC field should be configured to 4. 0000 0 No idle AHB clock cycles inserted. 0001 1 1 Idle AHB clock cycle inserted. ... 1111 15 AHB clock cycles inserted.

Table 50-10. PSZ Bit Field Values

PSZ	PME=0 Memory Burst Length	PME=1 Number of Words in Page
00	4	4
01	8	8
10	16	16
11	continuous	32

Table 50-11. WSC Bit Field Values

WSC	Number of Wait-States					
	Read Access	Write Access				
		WWS = 0, DWW = 0	WWS = 1, DWW = 0	WWS = 7, DWW = 0	WWS = 0, DWW = 1	WWS = 0, DWW = 2
000000	1	1	1	7	1	1
000001	1	1	2	8	1	1
000010	2	2	3	9	1	1
000011	3	3	4	10	2	1
000100	4	4	5	11	3	2
...	–	–	–	–	–	–
110111	119	119	120	126	118	117
111000	120	120	121	127	119	118
111001	121	121	122	127	120	119
111010	122	122	123	127	121	120
111011	123	123	124	127	122	121
111100	124	124	125	127	123	122
111101	125	125	126	127	124	123
111110	126	126	127	127	125	124
111111	Posedge sensitive DTACK mode					

50.3.3.2 Chip Select *x* Lower Control Register (CSCRxL)

Offset 0x0004 (CSCR0L)
0x0014 (CSCR1L)
0x0024 (CSCR2L)
0x0034 (CSCR3L)
0x0044 (CSCR4L)
0x0054 (CSCR5L)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	OEA[1]				OEN				EBWA				EBWN			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	CSA				EBC[2]	DSZ[3]			CSN[4]				PSR	CRE	WRAP	CSEN
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0[5]

Figure 50-4. Chip Select *x* Lower Control Register

1 OEA (bits 28-31) reset value is 1010 for CSCR0L and 0 for CSCR*x*L with *x* > 0.

2 EBC (bit 11) reset value is 1 for CSCR0L and 0 for CSCR*x*L with *x* > 0.

3 DSZ (bits 8 - 10) reset value is determined by BOOT_CFG inputs for CSCR0L. For CSCRxL with *x* > 0, the reset value is 0.

4 CSN (bits 4 - 7) reset value is 0100 for CSCR0L and 0 for CSCRxL with *x* > 0.

5 Bit 0 reset value is 1 for CSCR0L and 0 for CSCR*x*L with *x* > 0.

Table 50-12. Chip Select *x* Lower Control Register Field Descriptions

Field	Description
31–28 OEA	$\overline{OE}$ Assert. This bit field determines when $\overline{OE}$ is asserted during a read cycle. For SYNC = 0, OEA determines the number of half clocks before $\overline{OE}$ asserts during a read cycle. For SYNC = 1, after the initial memory burst access, $\overline{OE}$ is asserted continuously for subsequent memory burst accesses, and is not affected by OEA (see memory burst read timing diagrams for more detail); the behavior of $\overline{OE}$ on the initial memory burst access is the same as when SYNC = 0 (see example on the Figure 50-25). The OEA field do not affect the cycle length. OEA is set to 1010 by a hardware reset for CSCR0L register and is cleared for other registers. **Note:** Minimum time $\overline{OE}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles between $\overline{OE}$ assertion and end of access 0001 1 Half AHB clock cycle between $\overline{OE}$ assertion and end of access ... 1111 15 Half AHB clock cycles between $\overline{OE}$ assertion and end of access
27–24 OEN	$\overline{OE}$ Negate. This bit field determines when $\overline{OE}$ is negated during a read cycle (see example on the Figure 50-20). Setting the SYNC bit (SYNC = 1) overrides OEN and $\overline{OE}$ negates at the end of a read access and no sooner. OEN does not affect the cycle length, except in posedge sensitive DTACK mode. OEN is cleared by a hardware reset. **Note:** The term “end of a read access” is the nearest possible address, data or control signal change by another access (an own next access or an access from others pin shared controller). **Note:** Minimum time $\overline{OE}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles between $\overline{OE}$ negation and end of access 0001 1 Half AHB clock cycle between $\overline{OE}$ negation and end of access ... 1111 15 Half AHB clock cycles between $\overline{OE}$ negation and end of access
23–20 EBWA	$\overline{EB}$ Write Assert. This bit field determines when $\overline{EB}$ [3:0] is asserted during write cycles (see example on the Figure 50-8). This is useful to meet data setup time requirements for slow memories. EBWA does not affect the cycle length. EBWA is cleared by a hardware reset. **Note:** Minimum time $\overline{OE}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles before $\overline{EB}$ is asserted. 0001 1 Half AHB clock cycle before $\overline{EB}$ is asserted. ... 1111 15 Half AHB clock cycles before $\overline{EB}$ is asserted.
19–16 EBWN	$\overline{EB}$ Write Negate. This bit field determines when $\overline{EB}$ [3:0] outputs are negated during a write cycle (see example on the Figure 50-8). This is useful to meet data hold time requirements for slow memories. EBWN does not affect the cycle length, except in posedge sensitive DTACK mode. Setting the SYNC bit (SYNC = 1) overrides EBWN and $\overline{EB}$ negates at the end of a write access and according AHB hbstrb[3:0]. EBWN is cleared by a hardware reset. **Note:** Minimum time $\overline{OE}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles between $\overline{EB}$ negation and end of access. 0001 1 Half AHB clock cycle between $\overline{EB}$ negation and end of access. ... 1111 15 Half AHB clock cycles between $\overline{EB}$ negation and end of access.

Table 50-12. Chip Select *x* Lower Control Register Field Descriptions (Continued)

Field	Description
15–12 CSA	$\overline{CS}$ Assert. This bit field determines when chip select is asserted for devices that require additional address setup time (see example on the Figure 50-11). It does not affect the cycle length. CSA is cleared by a hardware reset. **Note:** The CSA bit setting affects both reads and writes for all WEIM modes. 0000 0 Half AHB clock cycles before $\overline{CS}$ is asserted. 0001 1 Half AHB clock cycle before $\overline{CS}$ is asserted. ... 1111 15 Half AHB clock cycles before $\overline{CS}$ is asserted.
11 EBC	Enable Byte Control. This bit indicates the types of access that assert Enable Byte outputs $\overline{EB}$[3:0] (see example on Figure 50-7). The $\overline{EB}$[3:0] outputs can be configured as byte write enables. EBC is set by a hardware reset for CSCR0L register and is cleared for other registers. 0 Both read and write accesses assert the $\overline{EB}$[3:0] 1 Only write accesses assert the $\overline{EB}$[3:0], thus configuring as byte write enables
10–8 DSZ	Data Port Size. This bit field defines the width of an external device's data port as shown in the Table 50-13. DSZ is mapped by a hardware reset for CSCR0L by the value of the BOOT_CFG [2:0] bits. BOOT_CFG [2] maps to DSZ [2], BOOT_CFG [1] maps to DSZ [1] and BOOT_CFG [0] maps to DSZ [0]. DSZ and MUM (multiplexed mode) affected on data port location as it shown in the Table 50-13. DSZ is cleared by a hardware reset for CSCR1L–CSCR5L.
7–4 CSN	$\overline{CS}$ Negate. This bit field determines when chip select is negated for devices that require additional address/data hold times (see example on the Figure 50-11). CSN affects only asynchronous (read and write) accesses (SYNC=0), and is ignored on synchronous (SYNC=1). CSN does not affect the cycle length, except in positive edge sensitive DTACK mode. CSN is set to 0100 by a hardware reset for CSCR0L register and is cleared by a hardware reset for other registers. 0000 0 Half AHB clock cycles between $\overline{CS}$ negation and end of access. 0001 1 Half AHB clock cycle between $\overline{CS}$ negation and end of access. ... 1111 15 Half AHB clock cycles between $\overline{CS}$ negation and end of access.
3 PSR	Pseudo SRAM Enable (Burst Write Enable). This bit enables four functions for Pseudo SRAM (for example CellularRAM™) or any other device that support these modes: a burst write, a write wrap disable, a read wait state increase and a memory control register accessibility. If PSR=1then a memory burst write is enable (with SYNC = 1). In this mode the WRAP bit is masked on write time, unless WWU bit is set in the CSCRxA register, and wait state on read is automatically increased to WSC +1 (see Figure 50-40 and Figure 50-41). With PSR = 1 and SYNC = 1, during a write access the RWA field is ignored and RW_B is asserted at the start of the write cycle. An asynchronous access (SYNC=0) should be used with PSR=1 and CRE=1 to write to the memory control register. With PSR = 1, A23 is set to zero during read cycles and reflects the CRE bit value during write accesses. This limits the contiguous memory address range to that provided by A0 to A22 when PSR is set. PSR is cleared by a hardware reset. **Note:** This bit is also used when working with NOR Flash memory type for burst read accesses only. 0 PSRAM mode is disabled 1 PSRAM mode is enabled

Table 50-12. Chip Select *x* Lower Control Register Field Descriptions (Continued)

Field	Description
2 CRE	Control Register Enable. This bit indicates CRE memory pin state while writing to CS address space, for PSRAM control register write. For PSR=1 the CRE bit will be driven on pin ADDR[23] in a write access time. CRE is cleared by a hardware reset. **Note:** SYNC = 0 should be used to access to PSRAM control register. 0 CRE pin 0 1 CRE pin 1
1 WRAP	Wrap Memory Mode. This bit indicates that memory is in the wrap mode. The size of wrap is set using the PSZ field. In case not matching wrap boundaries in both the memory (PSZ field) and AHB access on the current address WEIM puts address on address bus and generates $\overline{\text{LBA}}$ signal (see example on the Figure 50-37). WRAP is cleared by a hardware reset. 0 Memory is in not in wrap mode. 1 Memory is in wrap mode.
0 CSEN	$\overline{\text{CS}}$ Enable. This bit controls the operation of the chip select pin. CSEN is set by a hardware reset for CSCR0L to allow CSCR0L to select from an external boot ROM. CSEN is cleared by a hardware reset to CSCR1L–CSCR5L. 0 Chip select function is disabled; attempts to access an address mapped by this chip select results in a error respond on the AHB and no assertion of the chip select output 1 Chip select is enabled, and is asserted when presented with a valid AHB access.

Table 50-13. DSZ Bit Field Values

DSZ	Data Port Size	
	MUM=0	MUM=1
000	Reserved	Reserved
001	Reserved	Reserved
010	8-bit port, resides on DATA_IN/OUT [15:8] pins	Reserved
011	8-bit port, resides on DATA_IN/OUT [7:0] pins	Reserved
100	Reserved	Reserved
101	16-bit port, resides on DATA_IN/OUT [15:0] pins	Reserved
110	Reserved	32-bit port, resides on ADDR / M_DATA_IN/OUT [15:0] and M_DATA_IN/OUT [31:16] pins
111	The same	The same

50.3.3.3 Chip Select *x* Additional Control Register (CSCR*x*A)

Offset 0x0008 (CSCR0A)
0x0018 (CSCR1A)
0x0028 (CSCR2A)
0x0038 (CSCR3A)
0x0048 (CSCR4A)
0x0058 (CSCR5A)

Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	EBRA				EBRN				RWA				RWN			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W	MUM	LAH			LBN			LBA	DWW		DCT		WWU	AGE	CNC2	FCE
RESET	1[1]/0	0[2]	0	0[3]	0	0	0	0	0	0	0	0	0	0	0	0

Figure 50-5. Chip Select *x* Additional Control Register

1 MUM (bit 15) reset value is determined by the settings of the BOOT_CFG inputs (see BOOT_CFG signal description in Table 50-3) for CSCR0A and 0 for other registers

2 LAH (bits 13, 14) reset value is 10 for CSCR0A and 0 for other registers

3 LBN (bits 10 -12) reset value is 100 for CSCR0A and 0 for other registers

Table 50-14. Chip Select *x* Additional Control Register Field Descriptions

Field	Description
31–28 EBRA	$\overline{EB}$ Read Assert. This bit field determines when $\overline{EB}$ [3:0] is asserted during read cycles (see example on the Figure 50-25). EBRA does not affect the cycle length. EBRA is cleared by a hardware reset. **Note:** Minimum time $\overline{EB}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles before $\overline{EB}$ asserted. 0001 1 Half AHB clock cycle before $\overline{EB}$ asserted. ... 1111 15 Half AHB clock cycles before $\overline{EB}$ asserted.
27–24 EBRN	$\overline{EB}$ Read Negate. This bit field determines when $\overline{EB}$ [3:0] outputs are negated during a read cycle (see example on the Figure 50-20). EBRN does not affect the cycle length, except when in positive edge sensitive DTACK mode. Setting the SYNC bit (SYNC = 1) overrides EBRN and $\overline{EB}$ negates at the end of a read access but not sooner. EBRN is cleared by a hardware reset. **Note:** Minimum time $\overline{EB}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles between $\overline{EB}$ negation and end of access. 0001 1 Half AHB clock cycle between $\overline{EB}$ negation and end of access. ... 1111 15 Half AHB clock cycles between $\overline{EB}$ negation and end of access.

Table 50-14. Chip Select *x* Additional Control Register Field Descriptions (Continued)

Field	Description
23–20 RWA	$\overline{RW}$ Assertion. This bit field determines when $\overline{RW}$ is asserted during write cycles. (see example on the Figure 50-28). RWA is cleared by a hardware reset. **Note:** Minimum time $\overline{RW}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles $\overline{RW}$ delay 0001 1 Half AHB clock cycle $\overline{RW}$ delay. ... 1111 15 Half AHB clock cycles $\overline{RW}$ delay.
19–16 RWN	$\overline{RW}$ Negation. This bit field determines when $\overline{RW}$ is negated during a write cycle (see example on the Figure 50-28). RWN does not affect the cycle length, except in posedge sensitive DTACK mode. Setting the SYNC bit (SYNC = 1) overrides RWN and $\overline{RW}$ negates at the end of a write access and no sooner. RWN is cleared by a hardware reset. **Note:** Minimum time $\overline{RW}$ is asserted is one clock cycle. 0000 0 Half AHB clock cycles between $\overline{RW}$ negation and end of access. 0001 1 Half AHB clock cycle between $\overline{RW}$ negation and end of access. ... 1111 15 Half AHB clock cycles between $\overline{RW}$ negation and end of access.
15 MUM	Multiplexed Mode. This bit determines the address/data multiplexed mode for asynchronous and synchronous accesses (see examples in Figure 50-43 - Figure 50-46). Port mapping is defined in the Table 50-13. MUM is cleared by a hardware reset for CSCR1A - CSCR5A. For CSCR0A, MUM is configured at reset time with the BOOT_CFG[4] (see BOOT_CFG description in Table 50-3). 0 Non-multiplexed mode 1 Multiplexed mode
14–13 LAH	$\overline{LBA}$ to Address Hold. This bit field determines address hold time after LBA negation for MUM = 1 only. See example on the Figure 50-43 and Figure 50-44. LAH is cleared by a hardware reset for CSCR1A - CSCR5A. For CSCR0A LAH is set to 10 by hardware reset. 00 02 AHB half clock cycles between $\overline{LBA}$ negation and address invalid. 01 13 AHB half clock cycle between $\overline{LBA}$ negation and address invalid. 10 24 AHB half clock cycles between $\overline{LBA}$ negation and address invalid. 11 35 AHB half clock cycles between $\overline{LBA}$ negation and address invalid.
12–10 LBN	$\overline{LBA}$ Negation. This bit field determines when $\overline{LBA}$ is negated. For SYNC=0 and MUM =0 LBN determines how many half AHB clock cycle will be between $\overline{LBA}$ negation and end of access (see example on the Figure 50-8). For SYNC=0 and MUM =1 this field determines $\overline{LBA}$ length (see example on the Figure 50-44). Negation time and $\overline{LBA}$ lengths are listed in Table 50-15. For SYNC=1 (MUM=0 and MUM=1) $\overline{LBA}$ negation occurs (LBN+BCD+1) half AHB clock cycles after first BCLK posedge detection. LBN does not affect the cycle length, except in positive edge sensitive DTACK mode. LBN is cleared by a hardware reset for CSCR1A - CSCR5A. For CSCR0A LBN is set to 100 by hardware reset. **Note:** Minimum of time $\overline{LBA}$ to be asserted is a one clock for MUM = 0 and two clocks for MUM = 1.

Table 50-14. Chip Select *x* Additional Control Register Field Descriptions (Continued)

Field	Description
9–8 LBA	$\overline{\text{LBA}}$ Assertion. This bit field determines when $\overline{\text{LBA}}$ is asserted according the settings shown below (see example on the Figure 50-11). LBA is cleared by a hardware reset. **Note:** LBA field affects all modes. **Note:** Minimum of time $\overline{\text{LBA}}$ to be asserted is a one clock for MUM = 0 and two clocks for MUM = 1. 00 0 AHB half clock cycles between beginning of access and $\overline{\text{LBA}}$ assertion. 01 1 AHB half clock cycle between beginning of access and $\overline{\text{LBA}}$ assertion. 10 2 AHB half clock cycles between beginning of access and $\overline{\text{LBA}}$ assertion. 11 3 AHB half clock cycles between beginning of access and $\overline{\text{LBA}}$ assertion.
7–6 DWW	Decrease Write Wait State. This bit field in combination with WWS determines whether write cycles are shorter than the read cycles (see Table 50-11). The WWS field should be zero when this field is in use. DWW is cleared by a hardware reset.
5–4 DCT	$\overline{\text{DTACK}}$ Check Time. This bit field determines time of insensitivity at the beginning of access for SYNC=0 and EW=1 according to the settings shown below (see example on the Figure 50-27). DCT is a number of clock cycles between $\overline{\text{CS}}$ assertion and first $\overline{\text{DTACK}}$ check. DCT is cleared by a hardware reset. 00 2 AHB clock cycles between $\overline{\text{CS}}$ assertion and first $\overline{\text{DTACK}}$ check. 01 6 AHB clock cycles between $\overline{\text{CS}}$ assertion and first $\overline{\text{DTACK}}$ check. 10 8 AHB clock cycles between $\overline{\text{CS}}$ assertion and first $\overline{\text{DTACK}}$ check 11 12 AHB clock cycles between $\overline{\text{CS}}$ assertion and first $\overline{\text{DTACK}}$ check.
3 WWU	Write Wrap Unmask. This bit allow unmask WRAP bit in case PSR = 1 and write access. WWU is cleared by a hardware reset. 0 Prevents Wrap during write access 1 Allow wrap on write
2 AGE	Acknowledge Glue Enable. This bit is used to enable/disable glue logic between external $\overline{\text{DTACK}}$ and internal control logic. The glue logic is a flip-flop that is reset by $\overline{\text{CS}}$ assertion, Its data input is a constant 1 and $\overline{\text{DTACK}}$ goes to its clock input. This glue logic is used to synchronize posedge of the external $\overline{\text{DTACK}}$ in worst-noise or slow edge growth conditions. AGE is cleared by a hardware reset. 0 Disable glue logic 1 Enable glue logic
1 CNC2	Chip Select Negation Clock Cycles, Bit [2]. This bit is used to increase the CNC field to a 3-bit field. See description CNC field in the Chip Select *x* Upper Control Register. CNC2 is cleared by a hardware reset. The number of AHB clock cycles produced by both bit fields is shown in Table 50-16
0 FCE	Feedback Clock Enable. This bit is used to enable / disable data capture by BCLK_FB. If FCE=1 WEIM used addition one clock to synchronize feedback clock captured data to AHB clock, so read access is slow then FCE=0. FCE is cleared by a hardware reset. **Note:** when working in synchronous mode DOL=BCD=1, FCE bit should be configured to 1 (FCE=0 in this specific mode is not supported) 0 Data captured using AHB clock 1 Data captured using BCLK_FB

Table 50-15. LBN Bit Field Values

LBN	Half AHB Clock Cycle Between $\overline{LBA}$ Negation and End of Access	$\overline{LBA}$ Length, Half AHB Clock Cycle
	MUM = 0	MUM = 1
000	0	2
001	1	3
...	–	–
111	7	9

Table 50-16. CNC/CNC2 Bit Values

CNC2	CNC	Minimum $\overline{CS}$ Negation, in AHB clock cycle
0	00	0
0	01	2
0	10	3
0	11	4
1	00	5
1	01	6
1	10	7
1	11	8

50.3.3.4 WEIM Configuration Register (WCR)

The WCR contains control bits for the configuration and operation of the WEIM.

0x0060 (WCR) Access: User read-write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0	0	0	0	0	0	0	0	0	0	ECP5	ECP4	ECP3	ECP2
W																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ECP1	ECP0	AUS5	AUS4	AUS3	AUS2	AUS1	AUS0	0	0	0	0	0	BCM	CRE R	MAS
W																
RESET	0	0	0	0	0	0	0	1/0[1]	0	0	0	0	0	0	0	1/0[2]

Figure 50-6. WCR Register

[1] Bit 8 is configurable on hardware reset.

[2] Bit 0 is configurable on hardware reset.

Table 50-17. WEIM Control Register Field Descriptions

Field	Description
31–20	Reserved
19 ECP5	$\overline{ECB}$ Capture Phase. This bit indicates in which phase of HCLK the BCLK is generated to the memory for synchronous CS5 write accesses. This bit is XORed with BCS[0] bit in write accesses to determine the BCLK starting phase to memory and it also influence on capturing of ECB in the WEIM design. 0 BCLK starting phase is as BCS[0] bit indicates. 1 BCLK starting phase is the opposite of BCS[0] bit indicates for write accesses only.
18 ECP4	$\overline{ECB}$ Capture Phase. This bit indicates in which phase of HCLK the BCLK is generated to the memory for synchronous CS4 write accesses. This bit is XORed with BCS[0] bit in write accesses to determine the BCLK starting phase to memory and it also influence on capturing of $\overline{ECB}$ in the WEIM design. 0 BCLK starting phase is as BCS[0] bit indicates. 1 BCLK starting phase is the opposite of BCS[0] bit indicates for write accesses only.
17 ECP3	$\overline{ECB}$ Capture Phase. This bit indicates in which phase of HCLK the BCLK is generated to the memory for synchronous CS3 write accesses. This bit is XORed with BCS[0] bit in write accesses to determine the BCLK starting phase to memory and it also influence on capturing of ECB in the WEIM design. 0 BCLK starting phase is as BCS[0] bit indicates. 1 BCLK starting phase is the opposite of BCS[0] bit indicates for write accesses only.
16 ECP2	$\overline{ECB}$ Capture Phase. This bit indicates in which phase of HCLK the BCLK is generated to the memory for synchronous CS2 write accesses. This bit is XORed with BCS[0] bit in write accesses to determine the BCLK starting phase to memory and it also influence on capturing of ECB in the WEIM design. 0 BCLK starting phase is as BCS[0] bit indicates. 1 BCLK starting phase is the opposite of BCS[0] bit indicates for write accesses only.
15 ECP1	$\overline{ECB}$ Capture Phase. This bit indicates in which phase of HCLK the BCLK is generated to the memory for synchronous CS1 write accesses. This bit is XORed with BCS[0] bit in write accesses to determine the BCLK starting phase to memory and it also influence on capturing of ECB in the WEIM design. 0 BCLK starting phase is as BCS[0] bit indicates. 1 BCLK starting phase is the opposite of BCS[0] bit indicates for write accesses only.
14 ECP0	$\overline{ECB}$ Capture Phase. This bit indicates in which phase of HCLK the BCLK is generated to the memory for synchronous CS0 write accesses. This bit is XORed with BCS[0] bit in write accesses to determine the BCLK starting phase to memory and it also influence on capturing of ECB in the WEIM design. 0 BCLK starting phase is as BCS[0] bit indicates. 1 BCLK starting phase is the opposite of BCS[0] bit indicates for write accesses only.
13 AUS5	Address Unshifted for CS5. This bit indicates an unshifted mode for address assertion for CS5 accesses. This bit is cleared by a hardware reset. 0 Address shifted according CS5 port size. 1 Address unshifted

Table 50-17. WEIM Control Register Field Descriptions (Continued)

Field	Description
12 AUS4	Address Unshifted for CS4. This bit indicates an unshifted mode for address assertion for CS4 accesses. This bit is cleared by a hardware reset. 0 Address shifted according CS4 port size. 1 Address unshifted
11 AUS3	Address Unshifted for CS3. This bit indicates an unshifted mode for address assertion for CS3 accesses. This bit is cleared by a hardware reset. 0 Address shifted according CS3 port size. 1 Address unshifted
10 AUS2	Address Unshifted for CS2. This bit indicates an unshifted mode for address assertion for CS2 accesses. This bit is cleared by a hardware reset. 0 Address shifted according CS2 port size. 1 Address unshifted
9 AUS1	Address Unshifted for CS1. This bit indicates an unshifted mode for address assertion for CS1 accesses. This bit is cleared by a hardware reset. 0 Address shifted according CS1 port size. 1 Address unshifted
8 AUS0	Address Unshifted for CS0. This bit indicates an unshifted mode for address assertion for CS0 accesses. In the unshifted mode AHB address is transmitted to address pins without port size independent shift. This mode is used when working with different data widths in the multi-chip package. 0 Address shifted according CS0 port size. 1 Address unshifted
7–3	Reserved
2 BCM	Burst Clock Mode. This bit selects the burst clock mode of operation. It is used for system debug mode. Don't use BCM = 1 in work configuration. BCM is cleared by a hardware reset. 0 The burst clock runs only when accessing a chip select range with the SYNC bit set; when the burst clock is not running it remains in a logic 0 state; when the burst clock is running it is configured by the BCD and BCS fields in the chip select control register. 1 The burst clock runs on every memory access (independent of chip select configuration)
1 CRER	CRE output Relocation. 0 CRE on ADDR[23] 1 CRE on ADDR[25] (ADDR[24:23] are used as EB[3:2] in the multiplexed mode MUM=1)
0 MAS	Merged Address Space. This bit indicates merged address space mode. If MAS is set the $\overline{CS1}$ address space is merged with $\overline{CS0}$ for a total of 256 (for half-word width port and 512 for word width port) Mbytes. $\overline{CS1}$ output is used as A26. 3 0 Standard address space. 1 Merged address space.

50.4 Functional Description

This section provides the functional description for the WEIM module.

50.4.1 Configurable Bus Sizing

The WEIM supports byte, halfword, and word operands allowing access to 8-bit, 16-bit, and multiplexed 32-bit ports. The port size is programmable via the DSZ field in the corresponding Chip Select control register. In addition, the portion of the data bus used for transfer to or from an 8-bit port is programmable via the same DSZ field. An 8-bit port can reside on DATA_IN/OUT bus bits [15:8] or [7:0]. A 16-bit port resides on DATA_IN/OUT bus bits [15:0]. A 32-bit multiplexed port resides on M_DATA_IN/OUT bus bits [31:0].

NOTE

Misaligned transfers are not supported.

A word access to or from an 8-bit port requires four external bus cycles to complete the transfer. A word access to or from a 16-bit port requires two external bus cycles to complete the transfer. A halfword access to or from an 8-bit port requires two external bus cycles to complete the transfer.

In the case of a multi-cycle transfer, the lower two address bits (ADDR[1:0]) are incremented appropriately. The WEIM address bus is configured according to DSZ field and AUSx bits: the AHB address bits are shifted 1 or 2 bits right for half-word or word width ports, respectively.

The WEIM has a data multiplexer which takes the four bytes of the AHB interface data bus and routes them to their required positions to properly interface to memory and peripherals.

50.4.2 WEIM Operational Modes

WEIM has 9 main operational modes selected by control fields settings as described in the Table 50-18. For details see corresponding bit fields descriptions.

Table 50-18. WEIM Operation Modes Field Settings

Control fields					Brief Mode Description
SYNC	PME	MUM	EW	WSC	
0	0	0	0	< 11_1111	Asynchronous
		1	0		Asynchronous multiplexed
		0	1		Asynchronous level sensitive DTACK mode
		0	0	11_1111	Asynchronous posedge sensitive DTACK mode
1	1	0	0	< 11_1111	Page mode emulation
	0	0	0		Synchronous burst with restart on $\overline{\text{ECB}}$ negation
		1	0		Synchronous multiplexed burst with restart on $\overline{\text{ECB}}$ negation
		0	1		Synchronous burst with wait on $\overline{\text{ECB}}$ negation
		1	1		Synchronous multiplexed burst with wait on $\overline{\text{ECB}}$ negation

50.4.3 Burst Mode Memory Operation

With memory burst mode enabled (SYNC = 1), the WEIM attempts to translate AHB burst accesses to memory burst accesses, being limited by the memory burst length, predefined PSZ value, or memory and AHB WRAP/INCR boundary crossing non-matching. The WEIM only displays the first address accessed in a memory burst sequence unless the page mode emulation (PME) bit is set.

WEIM may translate from a series of AHB sequential accesses to one or few memory bursts, but not from two AHB nonsequential accesses to one memory burst.

For the first access in a memory burst sequence, the WEIM asserts $\overline{\text{LBA}}$—causing the external burst device to latch the starting burst address—and then toggles the burst clock (BCLK) a predefined number of cycles to latch the first unit of data. Subsequent accessed data units can then be burst in fewer clock cycles, realizing an overall increase in bus bandwidth.

Memory burst accesses are terminated by the WEIM whenever it detects that:

- the next AHB access is not sequential,
- next sequential access crosses boundary with unequal condition (wrap/increment, burst length) on the AHB and memory,
- current memory burst length reached,
- by the external burst device request if it needs additional cycles to retrieve the next requested memory location.

In the last case, the burst memory device provides an $\overline{\text{ECB}}$ (or WAIT) feedback signal to the WEIM whenever it is necessary to terminate/postponed the on-going burst sequence. If EW = 0 WEIM initiate a new (with long first access) memory burst sequence, if EW = 1 WEIM only waits $\overline{\text{ECB}}$ negation to continue current memory burst sequence. Additionally EW = 1 allows wait states insertion after wait state counter expired, but $\overline{\text{ECB}}$ still asserted. Over this a new memory burst sequence should be generated.

The synchronous mode is also used for burst Cellular RAM, which supports memory burst writes, that is enabled by PSR = 1.

50.4.4 Burst Clock Divisor

In some cases it may be necessary to slow the external bus in relation to the internal bus to allow accesses to burst devices that have a maximum operating frequency which is less than the operating frequency of the internal bus. The internal AHB bus frequency (HCLK 133 MHz) can be divided by two, three, or four for presentation on the external bus in burst mode operation.

By programming the BCD field to various values, two signals on the external bus are affected; $\overline{\text{LBA}}$ and BCLK. The $\overline{\text{LBA}}$ signal is asserted according to LBA field programming and remain asserted until the first falling edge of the BCLK signal. The BCLK signal runs with a 50% duty cycle until a non-sequential internal request is received or an external $\overline{\text{ECB}}$ signal is recognized.

Caution should be exercised when programming these fields to ensure the WSC and DOL fields are coordinated to provide the desired external bus waveforms. BCD and DOL fields should always get the same value when configured. As an example, if the BCD field is programmed to 01, the DOL field should

be programmed to 0001. If the BCD field is programmed to 10, the DOL field should be programmed to 0010.

The BCM bit in the WEIM configuration register has priority over the BCD field. If BCM = 1, the BCLK runs at full frequency on every memory access (both with SYNC=1 and with SYNC=0). The BCM bit is used mainly for system debug mode. It has no functional use of the WEIM.

50.4.5 Burst Clock Start

In an effort to allow greater flexibility in achieving the minimum number of wait states on bursted accesses, the user can determine when they want the BCLK to start toggling. This allows the BCLK to be skewed from point of data capture on the AHB clock by any number of AHB clock phases. Care must be exercised when setting BCS field in conjunction with the BCD, WSC, and DOL fields. See the external timing diagrams from Section 50.6.4, "Burst Memory Accesses Timing Diagrams," for some examples of how to use the BCS, BCD, WSC, and DOL fields together.

50.4.6 Page Mode Emulation

Setting the PME and SYNC bits causes the WEIM to perform memory bursted accesses by emulating page mode operation. The $\overline{\text{LBA}}$ signal remains asserted for the entire access, the burst clock does not send a signal, and the external address asserts for each access are made. The initial access timing is dictated by the WSC field, and the page mode access timing is dictated by the DOL field.

The external timing diagrams in Section 50.6.2, "Page Mode Timing Diagrams," provide examples.

The WEIM can only take advantage of improved page timing for sequential accesses. Accesses that are on the page but are not sequential in nature have their timing dictated by the WSC field. The page size can be set via the PSZ field to 4, 8, 16, or 32 words (the word size is determined by the data width of the external memory, such as the DSZ field).

50.4.7 PSRAM Mode Operation

A control bit PSR is provided to enable PSRAM operation. For SYNC = 1 this bit enables a memory burst write. In this mode, the WRAP bit on write time is automatic masked (according to the CellularRAM™ specification, wrap is only supported for read accesses) unless WWU bit is set. Initial wait state value is automatic incremented on read access (see Figure 50-40 and Figure 50-41).

The EW bit determines how WEIM support $\overline{\text{ECB}}$ input. For SYNC = 1 if $\overline{\text{ECB}}$ goes to low state in the middle of memory burst access then WEIM only waits it'll go high (WAIT mode) to continue current access; at the end of first access in memory burst it allows to wait $\overline{\text{ECB}}$ negation during PSRAM refresh insertion.

The CRE bit and an unused address line can be used to drive the control register enable (CRE) memory input to load the PSRAM configuration registers. For PSR = 1 the CRE bit will be driven on pin ADDR[23] in a write access time.

NOTE

SYNC = 0 should be used to access to PSRAM control register.

50.4.8 Multiplexed Address/Data Mode

A control bit MUM allows support memory with multiplexed address/data bus both in the asynchronous and in the synchronous modes. The LBN and LBH bit fields should be used for properly bus timing setup (see Figure 50-43 through Figure 50-46).

50.4.9 Mixed AHB/Memory Burst Modes Support

To provide mixed sequential/wrap accesses with different lengths, WEIM interprets burst signals and generates additional $\overline{\text{LBA}}$ signals whenever there appear unequal address or burst boundary crossing conditions (see section Section 50.4.3, “Burst Mode Memory Operation”). The PSZ field and WRAP bit can be used to notify WEIM about current memory burst and wrap conditions for proper external address generation. In case of non-matching boundaries between the memory and AHB access, WEIM starts a new memory burst access by putting the address from AHB on the address bus and generating the $\overline{\text{LBA}}$ signal. For example, Table 50-20 shows how WEIM interprets various types of AHB accesses in case memory is configured to 8 beat burst with wrap.

50.4.10 AHB Bus Cycles Support

WEIM uses an ARM AHB slave interface. It has a 32-bit bus, and supports the four transfer types defined in the AHB specification (IDLE, BUSY, NONSEQ, and SEQ). SEQ mode only supports 32-bit accesses.

Table 50-19 shows the supported AHB. AHB cycles are translated into the necessary cycles on the memory side. For example, in case ARM cache is configured to 8-beat burst with wrap, for optimal operation a synchronous Flash and cellular RAM memory should be configured to 16-word or 8-word wrap burst mode when using 16-bit or 32-bit data ports, respectively. WEIM uses the WRAP bit and PSZ field to support different memory configurations. The controller splits the transaction when needed in some cases, as described in Section 50.4.3, “Burst Mode Memory Operation”.

Table 50-19. AHB Burst Cycles Supported

HBURST	TYPE	Supported	Description
000	SINGLE	Yes	Single transfer
001	INCR	Yes	Incrementing burst
010	WRAP4	Yes	4-beat wrapping burst
011	INCR4	Yes	4-beat incrementing burst
100	WRAP8	Yes	8-beat wrapping burst
101	INCR8	Yes	8-beat incrementing burst
110	WRAP16	Yes	16-beat wrapping burst
111	INCR16	Yes	16-beat incrementing burst

Table 50-20 shows examples of AHB bus sequential accesses breaking in to external memory bursts for memory configured to 8-beat burst with wrap, for different AHB burst types and start addresses. In Table 50-20, $\overline{\text{LBA}}$(X) means start memory burst access ($\overline{\text{LBA}}$ generation) from address X (all addresses in hex form).

Table 50-20. External Memory Bursts Start Addresses for Some AHB Burst Accesses

AHB burst type	Memory data port width	AHB burst start address							
		0	4	8	C	10	14	18	1C
WRAP8	16-bit	$\overline{\text{LBA}}$(0) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(4) $\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(8) $\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(C) $\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(14) $\overline{\text{LBA}}$(0) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(18) $\overline{\text{LBA}}$(0) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(1C) $\overline{\text{LBA}}$(0) $\overline{\text{LBA}}$(10)
	32-bit	$\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(4)	$\overline{\text{LBA}}$(8)	$\overline{\text{LBA}}$(C)	$\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(14)	$\overline{\text{LBA}}$(18)	$\overline{\text{LBA}}$(1C)
INCR8	16-bit	$\overline{\text{LBA}}$(0) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(4) $\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(8) $\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(C) $\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(14) $\overline{\text{LBA}}$(20) $\overline{\text{LBA}}$(30)	$\overline{\text{LBA}}$(18) $\overline{\text{LBA}}$(20) $\overline{\text{LBA}}$(30)	$\overline{\text{LBA}}$(1C) $\overline{\text{LBA}}$(20) $\overline{\text{LBA}}$(30)
	32-bit	$\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(4) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(8) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(C) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(10) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(14) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(18) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(1C) $\overline{\text{LBA}}$(20)
WRAP4	16-bit	$\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(4)	$\overline{\text{LBA}}$(8)	$\overline{\text{LBA}}$(C)	$\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(14)	$\overline{\text{LBA}}$(18)	$\overline{\text{LBA}}$(1C)
	32-bit	$\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(4) $\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(8) $\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(C) $\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(14) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(18) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(1C) $\overline{\text{LBA}}$(10)
INCR4	16-bit	$\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(4) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(8) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(C) $\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(14) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(18) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(1C) $\overline{\text{LBA}}$(20)
	32-bit	$\overline{\text{LBA}}$(0)	$\overline{\text{LBA}}$(4)	$\overline{\text{LBA}}$(8)	$\overline{\text{LBA}}$(C)	$\overline{\text{LBA}}$(10)	$\overline{\text{LBA}}$(14) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(18) $\overline{\text{LBA}}$(20)	$\overline{\text{LBA}}$(1C) $\overline{\text{LBA}}$(20)

Some examples are shown in Figure 50-32 through Figure 50-39.

50.4.11 DTACK Mode

In DTACK mode, the WEIM timing depends on $\overline{\text{DTACK}}$ input signal. This signal may be used in two ways: by posedge sensitive or by level sensitive (with an initial insensitiveness time).

Posedge sensitive mode is set by setting WSC=111111 (which implies EW=0) and selecting $\overline{\text{DTACK}}$ input as the access length control signal (instead of the default WSC counter). In this case, access length is determined by $\overline{\text{DTACK}}$ length. WEIM begins negating control signals after approximately 1.5 clock (synchronization delay) in the sequence, according to the negation control fields.

NOTE

It may be required to program CSA and/or CSN fields for a correct word access to 16 or 8-bit port in this mode if the corresponding module is CS-sensitive. In this case, the maximum value of CSN is 6.

Level sensitive mode is set by EW=1 (imply WSC < 111111). There access length is controlled by WSC. In this case WEIM begins access (by CS assertion) and after some clocks (according DCT field) checks $\overline{\text{DTACK}}$ input. If $\overline{\text{DTACK}}$ is low WEIM waits $\overline{\text{DTACK}}$ high state and reload wait state counter (see

Figure 50-27 and Figure 50-28). For sequential AHB accesses where CS does not negate during the burst, DTACK is checked on the first access only.

Glue logic enabled by the AGE bit of the CSCR*x*A register can be used for noisy or slow-rising DTACK. See the AGE bit description for more details.

50.4.12 Internal Input Data Capture

In the typical case the input data is not sampled by the WEIM, but it is sampled by the AHB master on the rising edge of HCLK when HREADY is high. WEIM asserts the HREADY signal to the AHB master (according to the WSC or DOL counting correspondingly). This enables better performance on the data path.

There are two cases when input data are sampled inside the WEIM:

- The first case is when an access size is larger then a port size. In this case, WEIM samples all the data coming from the memory device except the last one of that transaction. For example if there is a word access to the byte wide memory, the WEIM captures the first three input bytes internally and drives them together with the last byte to the AHB master (the last byte is not sampled in the WEIM). The WEIM captures data by the rising edge of HCLK when WSC (or DOL if it is part of a burst) time is expired and (if it depends) suitable ECB or DTACK input condition.
- The second case is when a feedback clock is used (FCE=1) for synchronous burst. Data will be sampled on the rising edge of the feedback clock (when the WSC or DOL time expired and input conditions are kept), and then the captured data is again sampled by HCLK before it is driven to the AHB master.

50.4.13 Error Conditions

The following conditions cause an error signal:

- Access to a disabled chip select (access to a mapped chip select address space where the CSEN bit in the corresponding chip select control register is clear)
- Write access to a write-protected chip select address space (the WP bit in the corresponding chip select control register is set)
- User access to a supervisor-protected chip select address space (the SP bit in the corresponding chip select control register is set)
- User read or write access to a chip select control register or the WEIM configuration register
- Byte or halfword access to a chip select control register or the WEIM configuration register
- DTACK acknowledge is absent more then 1024 clocks
- WAIT negation more then 1024 clocks.

50.5 Initialization/Application Information

WEIM is ready to work with CS0 after hardware reset, but it has been configured for very slow access (for booting) without additional setup and hold times. The other CS are disabled by hardware reset, and must be initialized before use by writing to the high and low configuration registers.

Example 50-1 shows how to prepare WEIM and 16-bit Flash memory to work in the synchronous mode.

Example 50-1. WEIM and Flash Memory Initialization for Working in Synchronous Mode

```
@; config WEIM to Async access with EDC, OEA, RWA, RWN, EBC, 16 bit port and PSR
        WRITE WEIM_CSCR2U, 0x12020802
        WRITE WEIM_CSCR2L, 0x80330d03

@ ; config Flash to WRAP 8 mode (by half word accesses)
        WRITE_H (CS2_BASE_ADDR+0x2384), 0x60    @ ; offset = 0x11c2 << 1 for 16 bit port
        WRITE_H (CS2_BASE_ADDR+0x2384), 0x03

        WRITE_H (CS2_BASE_ADDR+0x0), 0xff       @ ; Flash to read mode

@ ; config to WEIM Sync access with WRAP8, 16 bit port
        WRITE WEIM_CSCR2U, 0x13510802
        WRITE WEIM_CSCR2L, 0x80330d03
```

50.6 External Bus Timing Diagrams

The following timing diagrams show memory or peripheral accesses with different timing parameters. All examples done for $\overline{CS0}$, but are valid for any others chip select. $\overline{EB}$ means one from current used $\overline{EB}$[3:0]

For asynchronous mode:

- Figure 50-7 through Figure 50-13 show half-word read and write accesses to half-word-width memory.
- Figure 50-14 through Figure 50-24 shows word read and write accesses to half-word-width memory.
- Figure 50-25 shows page mode timing diagrams. Figure 50-26 through Figure 50-28 shows two kinds of $\overline{DTACK}$ accesses.
- Figure 50-43 and Figure 50-44 shows asynchronous data exchange in multiplexed address/data mode with word-width memory.

For synchronous (burst) mode:

- Figure 50-29 shows synchronous word read accesses to half-word-width memory.
- Figure 50-30 shows recommended parameter setting using for synchronous accesses: BCLK clock has a short pulse at the end of access.
- Different cases of wrap/increment states on AHB and memory are shown in Figure 50-32 through Figure 50-39 for burst size 4. AHB increment/wrap accesses with another length are made like this.
- PSRAM read and write accesses are shown in the Figure 50-40 and Figure 50-41.
- Figure 50-45 and Figure 50-46 show synchronous data exchange in multiplexed address/data mode with word width memory.

50.6.1 Asynchronous Memory Accesses Timing Diagrams

50.6.1.1 AHB Half-Word Access to Half-Word Width Memory



Figure 50-7. Read Access, WSC=1



Figure 50-8. Write Access, WSC=1, EBWA=1, EBWN=1, LBN=1



Figure 50-9. Read and Write Accesses, WSC=2, WWS=2, EBWA=1, EBWN=2



Figure 50-10. Read and Write Accesses, WSC=2, WWS=1, EBWA=1, EBWN=2, EDC=1



Figure 50-11. Read and Write Accesses, WSC=3, CSA=1, CSN=1, LBA=1, LBN=1



Figure 50-12. Read Accesses, WSC=2, OEA=2, CNC=2, BCM=1, EBRA=2



Figure 50-13. Read and Write Accesses, WSC=2, OEA=2, EBWA=1, EBWN=2, CNC=2, EBRA=2

50.6.1.2 AHB Word Access to Half-word Width Memory



Figure 50-14. Read Access, WSC=1, OEA=1, EBRA=1



Figure 50-15. Write Access, WSC=1, EBWA=1, EBWN=1



Figure 50-16. Read Access, WSC=3, OEA=2, EBRA=2



Figure 50-17. Write Access, WSC=3, EBWA=1, EBWN=3



Figure 50-18. Read Access, WSC=3, OEA=4, EBRA=4



Figure 50-19. Write Access, WSC=3, EBWA2, EBWN=3



Figure 50-20. Read Access, WSC=3, OEN=2, EBRN=2



Figure 50-21. Read Access, WSC=3, OEA=2, OEN=2, EBRA=2, EBRN=2



Figure 50-22. Write Access, WSC=2, WWS=1, EBWA=1, EBWN=2



Figure 50-23. Write Access, WSC=1, WWS=2, EBWA=1, EBWN=2



Figure 50-24. Write Access, WSC=2, CSA=1, WWS=1, CSN=1

50.6.2 Page Mode Timing Diagrams

50.6.2.1 AHB Word Accesses to Half-word Width Memory



Figure 50-25. Sequential Read Access, WSC=7, OEA=8, PME=1, SYNC=1, DOL=1, EBRA=8

50.6.3 DTACK Mode Memory Accesses Timing Diagrams

50.6.3.1 AHB Word Accesses to Word-width Memory



Figure 50-26. Read Access, WSC=3F, OEA=8, OEN=5, EBRA=8, EBRN=5



Figure 50-27. Sequential Read Accesses, WSC=1, EW=1, DCT=1



Figure 50-28. Sequential Write Accesses, WSC=1, EW=1, RWA=1, RWN=1

50.6.4 Burst Memory Accesses Timing Diagrams

50.6.4.1 AHB Word Accesses to Half-word Width Memory



Figure 50-29. Non-sequential Read Accesses, WSC=2, SYNC=1, DOL=0



Figure 50-30. Sequential Read Access, WSC=7, OEA=8, SYNC=1, DOL=1, BCD=1, BCS=1, EBRA=8



Figure 50-31. Non-sequential Read Accesses, WSC=3, SYNC=1, DOL=1

50.6.4.2 AHB Accesses to Word-width Burst Memory



Figure 50-32. Increment 4 AHB Read Access, WSC=2, SYNC=1, DOL=1, WRAP=0

In the accesses on Figure 50-32 any address may be a four word boundary address, but not a memory boundary address.



Figure 50-33. Increment 4 AHB Read Access, WSC=2, SYNC=1, DOL=1, WRAP=0

In the accesses on Figure 50-33 (V1+8) is a memory boundary address and may be a four word boundary address.



Figure 50-34. Increment 4 AHB Read Access, WSC=3, SYNC=1, DOL=1, WRAP=0, EW=0

In the accesses on Figure 50-34 (V1+8) is a memory boundary address and may be a four word boundary address.



Figure 50-35. Increment 4 AHB Read Access, WSC=3, SYNC=1, DOL=1, WRAP=0, EW=1

In the accesses on Figure 50-35 and Figure 50-36(V1+8) is a memory boundary address and may be a four word boundary address.



Figure 50-36. Increment 4 AHB Read Access, WSC=3, SYNC=1, WRAP=0, EW=1



Figure 50-37. Increment 4 AHB Read Access, WSC=2, SYNC=1, DOL=1, WRAP=1, PSZ=0

In the accesses on Figure 50-37 (V1+12) is a four-word boundary address.



Figure 50-38. Wrap 4 AHB Read Access, WSC=2, SYNC=1, DOL=1, WRAP=0

In the accesses on Figure 50-38 (V1-4) is a four-word boundary address.



Figure 50-39. Wrap 4 AHB Read Access, WSC=2, SYNC=1, DOL=1, WRAP=1, PSZ=0

In the accesses on Figure 50-39 (V1-4) is a four-word boundary address.

50.6.5 Synchronous Accesses Timing Diagrams with PSRAM

50.6.5.1 AHB Sequential Accesses to Half-word Width PSRAM Memory



Figure 50-40. Write Access, BCD=1, BCS=1, WSC=5, SYNC=1, DOL=1, EW=1, PSR=1



Figure 50-41. Read Access, BCD=1, BCS=1, WSC=5, SYNC=1, DOL=1, EW=1, PSR=1

50.6.5.2 AHB Sequential Accesses to Word-width PSRAM Memory



Figure 50-42. Write Access, BCS=1, WSC=4, SYNC=1, PSR=1

50.6.6 Multiplexed A/D Mode

50.6.6.1 Asynchronous Word Accesses to Word-width Memory



Figure 50-43. Read Access, WSC=7, LBA=1, LBN=1, LAH=1, OEA=7



Figure 50-44. Write Access, WSC=7, LBA=1, LBN=1, LAH=1

50.6.6.2 Synchronous Accesses with Word-Width Memory



Figure 50-45. Read Access, BCD=1, SYNC=1, WCS=4, DOL=1, LBN=2, LAH=1, PSR=1



Figure 50-46. Write Access, BCD=1, SYNC=1, WCS=5, DOL=1, LBN=2, LAH=1, PSR=1

Appendix A
IOMUX Registers

Table 1: Register: IOMUXC_GPRA

Offset 0x0000 (IOMUXC_GPRA) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Tamper Detect	SDCTL_CSD1_SEL_B	SDCTL_CSD0_SEL_B
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 2: Register IOMUXC_GPRA Bits Description

Field	Description
31-3 GPR	Reserved.
2 Tamper Detect	Asserting this bit will enable Tamper Detect Logic. If the Tamper Detect Logic is enabled, it's impossible to disable it unless next reset, clearing this bit is useless.
1 SDCTL_CSD1_SEL_B	EMI Chip-Select Select Control for SDCTL over WEIM, connected to EMI port "sdctl_csd1_sel_b".
0 SDCTL_CSD0_SEL_B	EMI Chip-Select Select Control for SDCTL over WEIM, connected to EMI port "sdctl_csd0_sel_b".

Table 3: Register: IOMUXC_SW_MUX_CTL_PAD_CAPTURE

Offset 0x0004 (IOMUXC_SW_MUX_CTL_PAD_CAPTURE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4: Register IOMUXC_SW_MUX_CTL_PAD_CAPTURE Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CAPTURE. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: CAPTURE. 000: Select mux mode: ALT0 mux port: CAPIN1 of instance: gpt. 001: Select mux mode: ALT1 mux port: CMPOUT2 of instance: gpt. 010: Select mux mode: ALT2 mux port: SS1 of instance: cspi2. 011: Select mux mode: ALT3 mux port: EPITO of instance: epit1. 100: Select mux mode: ALT4 mux port: CLK32K of instance: ccm. 101: Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio1. NOTE: Pad CAPTURE is involved in Daisy Chain. - Config Register IOMUXC_CCM_IPP_32K_MUXED_IN_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_4_SELECT_INPUT for mode ALT5.

Table 5: Register: IOMUXC_SW_MUX_CTL_PAD_COMPARE

Offset 0x0008 (IOMUXC_SW_MUX_CTL_PAD_COMPARE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 6: Register IOMUXC_SW_MUX_CTL_PAD_COMPARE Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad COMPARE. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: COMPARE. 000: Select mux mode: ALT0 mux port: CMPOUT1 of instance: gpt. 001: Select mux mode: ALT1 mux port: CAPIN2 of instance: gpt. 010: Select mux mode: ALT2 mux port: CMPOUT3 of instance: gpt. 011: Select mux mode: ALT3 mux port: EPITO of instance: epit2. 101: Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio1. 111: Select mux mode: ALT7 mux port: EXTDMA_2 of instance: sdma. NOTE: Pad COMPARE is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_5_SELECT_INPUT for mode ALT5.

Table 7: Register: IOMUXC_SW_MUX_CTL_PAD_WDOG_RST

Offset 0x000c (IOMUXC_SW_MUX_CTL_PAD_WDOG_RST) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 8: Register IOMUXC_SW_MUX_CTL_PAD_WDOG_RST Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad WDOG_RST. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: WDOG_RST. 000: Select mux mode: ALT0 mux port: WDOG_B of instance: wdog. 011: Select mux mode: ALT3 mux port: FLASH_STROBE of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio1. NOTE: Pad WDOG_RST is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_6_SELECT_INPUT for mode ALT5.

Table 9: Register: IOMUXC_SW_MUX_CTL_PAD_GPIO1_0

Offset 0x0010 (IOMUXC_SW_MUX_CTL_PAD_GPIO1_0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 10: Register IOMUXC_SW_MUX_CTL_PAD_GPIO1_0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad GPIO1_0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: GPIO1_0. 000: Select mux mode: ALT0 mux port: GPIO[0] of instance: gpio1. 001: Select mux mode: ALT1 mux port: PMIC_RDY of instance: ccm. 010: Select mux mode: ALT2 mux port: LINE of instance: owire. 111: Select mux mode: ALT7 mux port: EXTDMA_0 of instance: sdma. NOTE: Pad GPIO1_0 is involved in Daisy Chain. - Config Register IOMUXC_CCM_IPP_PMIC_RDY_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT0. - Config Register IOMUXC_OWIRE_BATTERY_LINE_IN_SELECT_INPUT for mode ALT2.

Table 11: Register: IOMUXC_SW_MUX_CTL_PAD_GPIO1_1

Offset 0x0014 (IOMUXC_SW_MUX_CTL_PAD_GPIO1_1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 12: Register IOMUXC_SW_MUX_CTL_PAD_GPIO1_1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad GPIO1_1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: GPIO1_1. 000: Select mux mode: ALT0 mux port: GPIO[1] of instance: gpio1. 010: Select mux mode: ALT2 mux port: PWMO of instance: pwm. 011: Select mux mode: ALT3 mux port: SS2 of instance: cspi1. 110: Select mux mode: ALT6 mux port: TAMPER_DETECT of instance: scc. 111: Select mux mode: ALT7 mux port: EXTDMA_1 of instance: sdma. NOTE: Pad GPIO1_1 is involved in Daisy Chain. - Config Register IOMUXC_CSPI1_IPP_IND_SS2_B_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_1_SELECT_INPUT for mode ALT0.

Table 13: Register: IOMUXC_SW_MUX_CTL_PAD_GPIO2_0

Offset 0x0018 (IOMUXC_SW_MUX_CTL_PAD_GPIO2_0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	MUX_MODE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 14: Register IOMUXC_SW_MUX_CTL_PAD_GPIO2_0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad GPIO2_0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-1	Reserved
0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: GPIO2_0. 00: Select mux mode: ALT0 mux port: GPIO[0] of instance: gpio2. 01: Select mux mode: ALT1 mux port: USBOTG_CLK of instance: usb_top. NOTE: Pad GPIO2_0 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT0.

Table 15: Register: IOMUXC_SW_MUX_CTL_PAD_GPIO3_0

Offset 0x001c (IOMUXC_SW_MUX_CTL_PAD_GPIO3_0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	MUX_MODE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 16: Register IOMUXC_SW_MUX_CTL_PAD_GPIO3_0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad GPIO3_0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-1	Reserved
0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: GPIO3_0. 00: Select mux mode: ALT0 mux port: GPIO[0] of instance: gpio3. 01: Select mux mode: ALT1 mux port: USBH2_CLK of instance: usb_top. NOTE: Pad GPIO3_0 is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT0.

Table 17: Register: IOMUXC_SW_MUX_CTL_PAD_CLKO

Offset 0x0020 (IOMUXC_SW_MUX_CTL_PAD_CLKO) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 18: Register IOMUXC_SW_MUX_CTL_PAD_CLKO Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CLKO. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: CLKO. 000: Select mux mode: ALT0 mux port: CLKO of instance: ccm. 101: Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio1. NOTE: Pad CLKO is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_8_SELECT_INPUT for mode ALT5.

Table 19: Register: IOMUXC_SW_MUX_CTL_PAD_VSTBY

Offset 0x0024 (IOMUXC_SW_MUX_CTL_PAD_VSTBY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 20: Register IOMUXC_SW_MUX_CTL_PAD_VSTBY Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad VSTBY. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: VSTBY. 000: Select mux mode: ALT0 mux port: VSTBY of instance: ccm. 101: Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio1. NOTE: Pad VSTBY is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_7_SELECT_INPUT for mode ALT5.

Table 21: Register: IOMUXC_SW_MUX_CTL_PAD_A0

Offset 0x0028 (IOMUXC_SW_MUX_CTL_PAD_A0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 22: Register IOMUXC_SW_MUX_CTL_PAD_A0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 23: Register: IOMUXC_SW_MUX_CTL_PAD_A1

Offset 0x002c (IOMUXC_SW_MUX_CTL_PAD_A1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 24: Register IOMUXC_SW_MUX_CTL_PAD_A1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 25: Register: IOMUXC_SW_MUX_CTL_PAD_A2

Offset 0x0030 (IOMUXC_SW_MUX_CTL_PAD_A2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 26: Register IOMUXC_SW_MUX_CTL_PAD_A2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 27: Register: IOMUXC_SW_MUX_CTL_PAD_A3

Offset 0x0034 (IOMUXC_SW_MUX_CTL_PAD_A3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 28: Register IOMUXC_SW_MUX_CTL_PAD_A3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 29: Register: IOMUXC_SW_MUX_CTL_PAD_A4

Offset 0x0038 (IOMUXC_SW_MUX_CTL_PAD_A4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 30: Register IOMUXC_SW_MUX_CTL_PAD_A4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 31: Register: IOMUXC_SW_MUX_CTL_PAD_A5

Offset 0x003c (IOMUXC_SW_MUX_CTL_PAD_A5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 32: Register IOMUXC_SW_MUX_CTL_PAD_A5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 33: Register: IOMUXC_SW_MUX_CTL_PAD_A6

Offset 0x0040 (IOMUXC_SW_MUX_CTL_PAD_A6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 34: Register IOMUXC_SW_MUX_CTL_PAD_A6 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A6. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 35: Register: IOMUXC_SW_MUX_CTL_PAD_A7

Offset 0x0044 (IOMUXC_SW_MUX_CTL_PAD_A7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 36: Register IOMUXC_SW_MUX_CTL_PAD_A7 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A7. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 37: Register: IOMUXC_SW_MUX_CTL_PAD_A8

Offset 0x0048 (IOMUXC_SW_MUX_CTL_PAD_A8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 38: Register IOMUXC_SW_MUX_CTL_PAD_A8 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A8. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 39: Register: IOMUXC_SW_MUX_CTL_PAD_A9

Offset 0x004c (IOMUXC_SW_MUX_CTL_PAD_A9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 40: Register IOMUXC_SW_MUX_CTL_PAD_A9 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A9. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 41: Register: IOMUXC_SW_MUX_CTL_PAD_A10

Offset 0x0050 (IOMUXC_SW_MUX_CTL_PAD_A10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 42: Register IOMUXC_SW_MUX_CTL_PAD_A10 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A10. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 43: Register: IOMUXC_SW_MUX_CTL_PAD_MA10

Offset 0x0054 (IOMUXC_SW_MUX_CTL_PAD_MA10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 44: Register IOMUXC_SW_MUX_CTL_PAD_MA10 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad MA10. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 45: Register: IOMUXC_SW_MUX_CTL_PAD_A11

Offset 0x0058 (IOMUXC_SW_MUX_CTL_PAD_A11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 46: Register IOMUXC_SW_MUX_CTL_PAD_A11 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A11. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 47: Register: IOMUXC_SW_MUX_CTL_PAD_A12

Offset 0x005c (IOMUXC_SW_MUX_CTL_PAD_A12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 48: Register IOMUXC_SW_MUX_CTL_PAD_A12 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A12. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 49: Register: IOMUXC_SW_MUX_CTL_PAD_A13

Offset 0x0060 (IOMUXC_SW_MUX_CTL_PAD_A13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 50: Register IOMUXC_SW_MUX_CTL_PAD_A13 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A13. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 51: Register: IOMUXC_SW_MUX_CTL_PAD_A14

Offset 0x0064 (IOMUXC_SW_MUX_CTL_PAD_A14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 52: Register IOMUXC_SW_MUX_CTL_PAD_A14 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A14. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 53: Register: IOMUXC_SW_MUX_CTL_PAD_A15

Offset 0x0068 (IOMUXC_SW_MUX_CTL_PAD_A15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 54: Register IOMUXC_SW_MUX_CTL_PAD_A15 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A15. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 55: Register: IOMUXC_SW_MUX_CTL_PAD_A16

Offset 0x006c (IOMUXC_SW_MUX_CTL_PAD_A16) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 56: Register IOMUXC_SW_MUX_CTL_PAD_A16 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A16. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 57: Register: IOMUXC_SW_MUX_CTL_PAD_A17

Offset 0x0070 (IOMUXC_SW_MUX_CTL_PAD_A17) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 58: Register IOMUXC_SW_MUX_CTL_PAD_A17 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A17. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 59: Register: IOMUXC_SW_MUX_CTL_PAD_A18

Offset 0x0074 (IOMUXC_SW_MUX_CTL_PAD_A18) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 60: Register IOMUXC_SW_MUX_CTL_PAD_A18 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A18. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 61: Register: IOMUXC_SW_MUX_CTL_PAD_A19

Offset 0x0078 (IOMUXC_SW_MUX_CTL_PAD_A19) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 62: Register IOMUXC_SW_MUX_CTL_PAD_A19 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A19. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 63: Register: IOMUXC_SW_MUX_CTL_PAD_A20

Offset 0x007c (IOMUXC_SW_MUX_CTL_PAD_A20) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 64: Register IOMUXC_SW_MUX_CTL_PAD_A20 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A20. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 65: Register: IOMUXC_SW_MUX_CTL_PAD_A21

Offset 0x0080 (IOMUXC_SW_MUX_CTL_PAD_A21) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 66: Register IOMUXC_SW_MUX_CTL_PAD_A21 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A21. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 67: Register: IOMUXC_SW_MUX_CTL_PAD_A22

Offset 0x0084 (IOMUXC_SW_MUX_CTL_PAD_A22) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 68: Register IOMUXC_SW_MUX_CTL_PAD_A22 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A22. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 69: Register: IOMUXC_SW_MUX_CTL_PAD_A23

Offset 0x0088 (IOMUXC_SW_MUX_CTL_PAD_A23) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 70: Register IOMUXC_SW_MUX_CTL_PAD_A23 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A23. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 71: Register: IOMUXC_SW_MUX_CTL_PAD_A24

Offset 0x008c (IOMUXC_SW_MUX_CTL_PAD_A24) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 72: Register IOMUXC_SW_MUX_CTL_PAD_A24 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A24. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 73: Register: IOMUXC_SW_MUX_CTL_PAD_A25

Offset 0x0090 (IOMUXC_SW_MUX_CTL_PAD_A25) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 74: Register IOMUXC_SW_MUX_CTL_PAD_A25 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad A25. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 75: Register: IOMUXC_SW_MUX_CTL_PAD_EB0

Offset 0x0094 (IOMUXC_SW_MUX_CTL_PAD_EB0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 76: Register IOMUXC_SW_MUX_CTL_PAD_EB0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad EB0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 77: Register: IOMUXC_SW_MUX_CTL_PAD_EB1

Offset 0x0098 (IOMUXC_SW_MUX_CTL_PAD_EB1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 78: Register IOMUXC_SW_MUX_CTL_PAD_EB1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad EB1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 79: Register: IOMUXC_SW_MUX_CTL_PAD_OE

Offset 0x009c (IOMUXC_SW_MUX_CTL_PAD_OE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 80: Register IOMUXC_SW_MUX_CTL_PAD_OE Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad OE. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 81: Register: IOMUXC_SW_MUX_CTL_PAD_CS0

Offset 0x00a0 (IOMUXC_SW_MUX_CTL_PAD_CS0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 82: Register IOMUXC_SW_MUX_CTL_PAD_CS0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CS0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 83: Register: IOMUXC_SW_MUX_CTL_PAD_CS1

Offset 0x00a4 (IOMUXC_SW_MUX_CTL_PAD_CS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	MUX_MODE	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 84: Register IOMUXC_SW_MUX_CTL_PAD_CS1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CS1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-2	Reserved
1-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: CS1. 00: Select mux mode: ALT0 mux port: EIM_CS1 of instance: emi. 11: Select mux mode: ALT3 mux port: NANDF_CE3 of instance: emi.

Table 85: Register: IOMUXC_SW_MUX_CTL_PAD_CS2

Offset 0x00a8 (IOMUXC_SW_MUX_CTL_PAD_CS2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 86: Register IOMUXC_SW_MUX_CTL_PAD_CS2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CS2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 87: Register: IOMUXC_SW_MUX_CTL_PAD_CS3

Offset 0x00ac (IOMUXC_SW_MUX_CTL_PAD_CS3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 88: Register IOMUXC_SW_MUX_CTL_PAD_CS3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CS3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 89: Register: IOMUXC_SW_MUX_CTL_PAD_CS4

Offset 0x00b0 (IOMUXC_SW_MUX_CTL_PAD_CS4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 90: Register IOMUXC_SW_MUX_CTL_PAD_CS4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CS4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: CS4. 000: Select mux mode: ALT0 mux port: EIM_CS4 of instance: emi. 001: Select mux mode: ALT1 mux port: DTACK_B of instance: emi. 011: Select mux mode: ALT3 mux port: NANDF_CE1 of instance: emi. 101: Select mux mode: ALT5 mux port: GPIO[20] of instance: gpio1. NOTE: Pad CS4 is involved in Daisy Chain. - Config Register IOMUXC_EMI_IPP_IND_WEIM_DTACK_B_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_20_SELECT_INPUT for mode ALT5.

Table 91: Register: IOMUXC_SW_MUX_CTL_PAD_CS5

Offset 0x00b4 (IOMUXC_SW_MUX_CTL_PAD_CS5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 92: Register IOMUXC_SW_MUX_CTL_PAD_CS5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CS5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: CS5. 000: Select mux mode: ALT0 mux port: EIM_CS5 of instance: emi. 001: Select mux mode: ALT1 mux port: SS2 of instance: cspi2. 010: Select mux mode: ALT2 mux port: SS2 of instance: cspi1. 011: Select mux mode: ALT3 mux port: NANDF_CE2 of instance: emi. 101: Select mux mode: ALT5 mux port: GPIO[21] of instance: gpio1. NOTE: Pad CS5 is involved in Daisy Chain. - Config Register IOMUXC_CSPI1_IPP_IND_SS2_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_CSPI2_IPP_IND_SS2_B_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_21_SELECT_INPUT for mode ALT5.

Table 93: Register: IOMUXC_SW_MUX_CTL_PAD_NF_CE0

Offset 0x00b8 (IOMUXC_SW_MUX_CTL_PAD_NF_CE0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 94: Register IOMUXC_SW_MUX_CTL_PAD_NF_CE0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad NF_CE0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: NF_CE0. 000: Select mux mode: ALT0 mux port: NANDF_CE0 of instance: emi. 101: Select mux mode: ALT5 mux port: GPIO[22] of instance: gpio1. NOTE: Pad NF_CE0 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_22_SELECT_INPUT for mode ALT5.

Table 95: Register: IOMUXC_SW_MUX_CTL_PAD_LBA

Offset 0x00bc (IOMUXC_SW_MUX_CTL_PAD_LBA) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 96: Register IOMUXC_SW_MUX_CTL_PAD_LBA Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LBA. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 97: Register: IOMUXC_SW_MUX_CTL_PAD_BCLK

Offset 0x00c0 (IOMUXC_SW_MUX_CTL_PAD_BCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 98: Register IOMUXC_SW_MUX_CTL_PAD_BCLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad BCLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 99: Register: IOMUXC_SW_MUX_CTL_PAD_RW

Offset 0x00c4 (IOMUXC_SW_MUX_CTL_PAD_RW) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 100: Register IOMUXC_SW_MUX_CTL_PAD_RW Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad RW. 0: Input Path is determined by functionality of the selected mux mode (regular).
3-0	Reserved

Table 101: Register: IOMUXC_SW_MUX_CTL_PAD_NFWE_B

Offset 0x00c8 (IOMUXC_SW_MUX_CTL_PAD_NFWE_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 102: Register IOMUXC_SW_MUX_CTL_PAD_NFWE_B Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad NFWE_B. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: NFWE_B. 000: Select mux mode: ALT0 mux port: NANDF_WE_B of instance: emi. 001: Select mux mode: ALT1 mux port: USBH2_DATA[3] of instance: usb_top. 010: Select mux mode: ALT2 mux port: DISPB_D0_VSYNC of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[18] of instance: gpio2. 111: Select mux mode: ALT7 mux port: TRACE[0] of instance: arm11p_top. NOTE: Pad NFWE_B is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_18_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_3_SELECT_INPUT for mode ALT1.

Table 103: Register: IOMUXC_SW_MUX_CTL_PAD_NFRE_B

Offset 0x00cc (IOMUXC_SW_MUX_CTL_PAD_NFRE_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 104: Register IOMUXC_SW_MUX_CTL_PAD_NFRE_B Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad NFRE_B. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: NFRE_B. 000: Select mux mode: ALT0 mux port: NANDF_RE_B of instance: emi. 001: Select mux mode: ALT1 mux port: USBH2_DIR of instance: usb_top. 010: Select mux mode: ALT2 mux port: DISPB_BCLK of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[19] of instance: gpio2. 111: Select mux mode: ALT7 mux port: TRACE[1] of instance: arm11p_top. NOTE: Pad NFRE_B is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_19_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DIR_SELECT_INPUT for mode ALT1.

Table 105: Register: IOMUXC_SW_MUX_CTL_PAD_NFALE

Offset 0x00d0 (IOMUXC_SW_MUX_CTL_PAD_NFALE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 106: Register IOMUXC_SW_MUX_CTL_PAD_NFALE Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad NFALE. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: NFALE. 000: Select mux mode: ALT0 mux port: NANDF_ALE of instance: emi. 001: Select mux mode: ALT1 mux port: USBH2_STP of instance: usb_top. 010: Select mux mode: ALT2 mux port: DISPB_CS0 of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[20] of instance: gpio2. 111: Select mux mode: ALT7 mux port: TRACE[2] of instance: arm11p_top. NOTE: Pad NFALE is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_20_SELECT_INPUT for mode ALT5.

Table 107: Register: IOMUXC_SW_MUX_CTL_PAD_NFCLE

Offset 0x00d4 (IOMUXC_SW_MUX_CTL_PAD_NFCLE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 108: Register IOMUXC_SW_MUX_CTL_PAD_NFCLE Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad NFCLE. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: NFCLE. 000: Select mux mode: ALT0 mux port: NANDF_CLE of instance: emi. 001: Select mux mode: ALT1 mux port: USBH2_NXT of instance: usb_top. 010: Select mux mode: ALT2 mux port: DISPB_PAR_RS of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[21] of instance: gpio2. 111: Select mux mode: ALT7 mux port: TRACE[3] of instance: arm11p_top. NOTE: Pad NFCLE is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_21_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_NXT_SELECT_INPUT for mode ALT1.

Table 109: Register: IOMUXC_SW_MUX_CTL_PAD_NFWP_B

Offset 0x00d8 (IOMUXC_SW_MUX_CTL_PAD_NFWP_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 110: Register IOMUXC_SW_MUX_CTL_PAD_NFWP_B Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad NFWP_B. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: NFWP_B. 000: Select mux mode: ALT0 mux port: NANDF_WP_B of instance: emi. 001: Select mux mode: ALT1 mux port: USBH2_DATA[7] of instance: usb_top. 010: Select mux mode: ALT2 mux port: DISPB_WR of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[22] of instance: gpio2. 111: Select mux mode: ALT7 mux port: TRCTL of instance: arm11p_top. NOTE: Pad NFWP_B is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_22_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_7_SELECT_INPUT for mode ALT1.

Table 111: Register: IOMUXC_SW_MUX_CTL_PAD_NFRB

Offset 0x00dc (IOMUXC_SW_MUX_CTL_PAD_NFRB) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 112: Register IOMUXC_SW_MUX_CTL_PAD_NFRB Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad NFRB. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: NFRB. 000: Select mux mode: ALT0 mux port: NANDF_RB of instance: emi. 010: Select mux mode: ALT2 mux port: DISPB_RD of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[23] of instance: gpio2. 111: Select mux mode: ALT7 mux port: TRCLK of instance: arm11p_top. NOTE: Pad NFRB is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_23_SELECT_INPUT for mode ALT5.

Table 113: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D8

Offset 0x00e0 (IOMUXC_SW_MUX_CTL_PAD_CSI_D8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 114: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D8 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D8. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: CSI_D8. 000: Select mux mode: ALT0 mux port: CSI_D[8] of instance: ipu. 001: Select mux mode: ALT1 mux port: COL[0] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[20] of instance: gpio1. 111: Select mux mode: ALT7 mux port: EVNTBUS[13] of instance: arm11p_top. NOTE: Pad CSI_D8 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_20_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_KPP_IPP_IND_COL_0_SELECT_INPUT for mode ALT1.

Table 115: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D9

Offset 0x00e4 (IOMUXC_SW_MUX_CTL_PAD_CSI_D9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 116: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D9 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D9. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: CSI_D9. 000: Select mux mode: ALT0 mux port: CSI_D[9] of instance: ipu. 001: Select mux mode: ALT1 mux port: COL[1] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[21] of instance: gpio1. 111: Select mux mode: ALT7 mux port: EVNTBUS[14] of instance: arm11p_top. NOTE: Pad CSI_D9 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_21_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_KPP_IPP_IND_COL_1_SELECT_INPUT for mode ALT1.

Table 117: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D10

Offset 0x00e8 (IOMUXC_SW_MUX_CTL_PAD_CSI_D10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 118: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D10 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D10. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: CSI_D10. 000: Select mux mode: ALT0 mux port: CSI_D[10] of instance: ipu. 001: Select mux mode: ALT1 mux port: COL[2] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[22] of instance: gpio1. 111: Select mux mode: ALT7 mux port: EVNTBUS[15] of instance: arm11p_top. NOTE: Pad CSI_D10 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_22_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_KPP_IPP_IND_COL_2_SELECT_INPUT for mode ALT1.

Table 119: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D11

Offset 0x00ec (IOMUXC_SW_MUX_CTL_PAD_CSI_D11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 120: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D11 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D11. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: CSI_D11. 000: Select mux mode: ALT0 mux port: CSI_D[11] of instance: ipu. 001: Select mux mode: ALT1 mux port: COL[3] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[23] of instance: gpio1. NOTE: Pad CSI_D11 is involved in Daisy Chain. - Config Register IOMUXC_KPP_IPP_IND_COL_3_SELECT_INPUT for mode ALT1.

Table 121: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D12

Offset 0x00f0 (IOMUXC_SW_MUX_CTL_PAD_CSI_D12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 122: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D12 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D12. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: CSI_D12. 000: Select mux mode: ALT0 mux port: CSI_D[12] of instance: ipu. 001: Select mux mode: ALT1 mux port: ROW[0] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[24] of instance: gpio1. NOTE: Pad CSI_D12 is involved in Daisy Chain. - Config Register IOMUXC_KPP_IPP_IND_ROW_0_SELECT_INPUT for mode ALT1.

Table 123: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D13

Offset 0x00f4 (IOMUXC_SW_MUX_CTL_PAD_CSI_D13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 124: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D13 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D13. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: CSI_D13. 000: Select mux mode: ALT0 mux port: CSI_D[13] of instance: ipu. 001: Select mux mode: ALT1 mux port: ROW[1] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[25] of instance: gpio1. NOTE: Pad CSI_D13 is involved in Daisy Chain. - Config Register IOMUXC_KPP_IPP_IND_ROW_1_SELECT_INPUT for mode ALT1.

Table 125: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D14

Offset 0x00f8 (IOMUXC_SW_MUX_CTL_PAD_CSI_D14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 126: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D14 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D14. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: CSI_D14. 000: Select mux mode: ALT0 mux port: CSI_D[14] of instance: ipu. 001: Select mux mode: ALT1 mux port: ROW[2] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[26] of instance: gpio1. NOTE: Pad CSI_D14 is involved in Daisy Chain. - Config Register IOMUXC_KPP_IPP_IND_ROW_2_SELECT_INPUT for mode ALT1.

Table 127: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_D15

Offset 0x00fc (IOMUXC_SW_MUX_CTL_PAD_CSI_D15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 128: Register IOMUXC_SW_MUX_CTL_PAD_CSI_D15 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_D15. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: CSI_D15. 000: Select mux mode: ALT0 mux port: CSI_D[15] of instance: ipu. 001: Select mux mode: ALT1 mux port: ROW[3] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[27] of instance: gpio1. NOTE: Pad CSI_D15 is involved in Daisy Chain. - Config Register IOMUXC_KPP_IPP_IND_ROW_3_SELECT_INPUT for mode ALT1.

Table 129: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK

Offset 0x0100 (IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 130: Register IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_MCLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: CSI_MCLK. 000: Select mux mode: ALT0 mux port: CSI_MCLK of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[28] of instance: gpio1.

Table 131: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC

Offset 0x0104 (IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 132: Register IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_VSYNC. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: CSI_VSYNC. 000: Select mux mode: ALT0 mux port: CSI_VSYNC of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[29] of instance: gpio1.

Table 133: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC

Offset 0x0108 (IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 134: Register IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_HSYNC. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: CSI_HSYNC. 000: Select mux mode: ALT0 mux port: CSI_HSYNC of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[30] of instance: gpio1.

Table 135: Register: IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK

Offset 0x010c (IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 136: Register IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSI_PIXCLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: CSI_PIXCLK. 000: Select mux mode: ALT0 mux port: CSI_PIXCLK of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[31] of instance: gpio1.

Table 137: Register: IOMUXC_SW_MUX_CTL_PAD_I2C1_CLK

Offset 0x0110 (IOMUXC_SW_MUX_CTL_PAD_I2C1_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 138: Register IOMUXC_SW_MUX_CTL_PAD_I2C1_CLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad I2C1_CLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: I2C1_CLK. 000: Select mux mode: ALT0 mux port: SCL of instance: i2c1. 101: Select mux mode: ALT5 mux port: GPIO[24] of instance: gpio2. 110: Select mux mode: ALT6 mux port: USB_BYP_CLK of instance: ccm. NOTE: Pad I2C1_CLK is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_24_SELECT_INPUT for mode ALT5.

Table 139: Register: IOMUXC_SW_MUX_CTL_PAD_I2C1_DAT

Offset 0x0114 (IOMUXC_SW_MUX_CTL_PAD_I2C1_DAT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 140: Register IOMUXC_SW_MUX_CTL_PAD_I2C1_DAT Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad I2C1_DAT. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: I2C1_DAT. 000: Select mux mode: ALT0 mux port: SDA of instance: i2c1. 101: Select mux mode: ALT5 mux port: GPIO[25] of instance: gpio2. NOTE: Pad I2C1_DAT is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_25_SELECT_INPUT for mode ALT5.

Table 141: Register: IOMUXC_SW_MUX_CTL_PAD_I2C2_CLK

Offset 0x0118 (IOMUXC_SW_MUX_CTL_PAD_I2C2_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 142: Register IOMUXC_SW_MUX_CTL_PAD_I2C2_CLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad I2C2_CLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: I2C2_CLK. 000: Select mux mode: ALT0 mux port: SCL of instance: i2c2. 001: Select mux mode: ALT1 mux port: TXCAN of instance: can1. 010: Select mux mode: ALT2 mux port: USBH2_PWR of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[26] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DEBUG_BUS_DEVICE[2] of instance: sdma. NOTE: Pad I2C2_CLK is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_26_SELECT_INPUT for mode ALT5.

Table 143: Register: IOMUXC_SW_MUX_CTL_PAD_I2C2_DAT

Offset 0x011c (IOMUXC_SW_MUX_CTL_PAD_I2C2_DAT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 144: Register IOMUXC_SW_MUX_CTL_PAD_I2C2_DAT Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad I2C2_DAT. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: I2C2_DAT. 000: Select mux mode: ALT0 mux port: SDA of instance: i2c2. 001: Select mux mode: ALT1 mux port: RXCAN of instance: can1. 010: Select mux mode: ALT2 mux port: USBH2_OC of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[27] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DEBUG_BUS_DEVICE[3] of instance: sdma. NOTE: Pad I2C2_DAT is involved in Daisy Chain. - Config Register IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_27_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT for mode ALT2.

Table 145: Register: IOMUXC_SW_MUX_CTL_PAD_STXD4

Offset 0x0120 (IOMUXC_SW_MUX_CTL_PAD_STXD4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 146: Register IOMUXC_SW_MUX_CTL_PAD_STXD4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad STXD4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: STXD4. 000: Select mux mode: ALT0 mux port: AUD4_TXD of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[28] of instance: gpio2. 111: Select mux mode: ALT7 mux port: ARM_COREASID0 of instance: arm11p_top. NOTE: Pad STXD4 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_28_SELECT_INPUT for mode ALT5.

Table 147: Register: IOMUXC_SW_MUX_CTL_PAD_SRXD4

Offset 0x0124 (IOMUXC_SW_MUX_CTL_PAD_SRXD4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 148: Register IOMUXC_SW_MUX_CTL_PAD_SRXD4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SRXD4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: SRXD4. 000: Select mux mode: ALT0 mux port: AUD4_RXD of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[29] of instance: gpio2. 111: Select mux mode: ALT7 mux port: ARM_COREASID1 of instance: arm11p_top. NOTE: Pad SRXD4 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_29_SELECT_INPUT for mode ALT5.

Table 149: Register: IOMUXC_SW_MUX_CTL_PAD_SCK4

Offset 0x0128 (IOMUXC_SW_MUX_CTL_PAD_SCK4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 150: Register IOMUXC_SW_MUX_CTL_PAD_SCK4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SCK4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: SCK4. 000: Select mux mode: ALT0 mux port: AUD4_TXC of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[30] of instance: gpio2. 111: Select mux mode: ALT7 mux port: ARM_COREASID2 of instance: arm11p_top. NOTE: Pad SCK4 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_30_SELECT_INPUT for mode ALT5.

Table 151: Register: IOMUXC_SW_MUX_CTL_PAD_STXFS4

Offset 0x012c (IOMUXC_SW_MUX_CTL_PAD_STXFS4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 152: Register IOMUXC_SW_MUX_CTL_PAD_STXFS4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad STXFS4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: STXFS4. 000: Select mux mode: ALT0 mux port: AUD4_TXFS of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[31] of instance: gpio2. 111: Select mux mode: ALT7 mux port: ARM_COREASID3 of instance: arm11p_top. NOTE: Pad STXFS4 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_31_SELECT_INPUT for mode ALT5.

Table 153: Register: IOMUXC_SW_MUX_CTL_PAD_STXD5

Offset 0x0130 (IOMUXC_SW_MUX_CTL_PAD_STXD5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 154: Register IOMUXC_SW_MUX_CTL_PAD_STXD5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad STXD5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: STXD5. 000: Select mux mode: ALT0 mux port: AUD5_TXD of instance: audmux. 001: Select mux mode: ALT1 mux port: SPDIF_OUT1 of instance: spdif. 010: Select mux mode: ALT2 mux port: MOSI of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[0] of instance: gpio1. 111: Select mux mode: ALT7 mux port: ARM_COREASID4 of instance: arm11p_top. NOTE: Pad STXD5 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT5.

Table 155: Register: IOMUXC_SW_MUX_CTL_PAD_SRXD5

Offset 0x0134 (IOMUXC_SW_MUX_CTL_PAD_SRXD5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 156: Register IOMUXC_SW_MUX_CTL_PAD_SRXD5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SRXD5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: SRXD5. 000: Select mux mode: ALT0 mux port: AUD5_RXD of instance: audmux. 001: Select mux mode: ALT1 mux port: SPDIF_IN1 of instance: spdif. 010: Select mux mode: ALT2 mux port: MISO of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[1] of instance: gpio1. 111: Select mux mode: ALT7 mux port: ARM_COREASID5 of instance: arm11p_top. NOTE: Pad SRXD5 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_1_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT for mode ALT1.

Table 157: Register: IOMUXC_SW_MUX_CTL_PAD_SCK5

Offset 0x0138 (IOMUXC_SW_MUX_CTL_PAD_SCK5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 158: Register IOMUXC_SW_MUX_CTL_PAD_SCK5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SCK5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: SCK5. 000: Select mux mode: ALT0 mux port: AUD5_TXC of instance: audmux. 001: Select mux mode: ALT1 mux port: SPDIF_EXTCLK of instance: spdif. 010: Select mux mode: ALT2 mux port: SCLK of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[2] of instance: gpio1. 111: Select mux mode: ALT7 mux port: ARM_COREASID6 of instance: arm11p_top. NOTE: Pad SCK5 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_2_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT for mode ALT1.

Table 159: Register: IOMUXC_SW_MUX_CTL_PAD_STXFS5

Offset 0x013c (IOMUXC_SW_MUX_CTL_PAD_STXFS5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 160: Register IOMUXC_SW_MUX_CTL_PAD_STXFS5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad STXFS5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: STXFS5. 000: Select mux mode: ALT0 mux port: AUD5_TXFS of instance: audmux. 010: Select mux mode: ALT2 mux port: RDY of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[3] of instance: gpio1. 111: Select mux mode: ALT7 mux port: ARM_COREASID7 of instance: arm11p_top. NOTE: Pad STXFS5 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_3_SELECT_INPUT for mode ALT5.

Table 161: Register: IOMUXC_SW_MUX_CTL_PAD_SCKR

Offset 0x0140 (IOMUXC_SW_MUX_CTL_PAD_SCKR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 162: Register IOMUXC_SW_MUX_CTL_PAD_SCKR Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SCKR. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: SCKR. 000: Select mux mode: ALT0 mux port: SCKR of instance: esai. 101: Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio1. 111: Select mux mode: ALT7 mux port: EVNTBUS[10] of instance: arm11p_top. NOTE: Pad SCKR is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_4_SELECT_INPUT for mode ALT5.

Table 163: Register: IOMUXC_SW_MUX_CTL_PAD_FSR

Offset 0x0144 (IOMUXC_SW_MUX_CTL_PAD_FSR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 164: Register IOMUXC_SW_MUX_CTL_PAD_FSR Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FSR. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: FSR. 000: Select mux mode: ALT0 mux port: FSR of instance: esai. 101: Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio1. 111: Select mux mode: ALT7 mux port: EVNTBUS[11] of instance: arm11p_top. NOTE: Pad FSR is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_5_SELECT_INPUT for mode ALT5.

Table 165: Register: IOMUXC_SW_MUX_CTL_PAD_HCKR

Offset 0x0148 (IOMUXC_SW_MUX_CTL_PAD_HCKR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 166: Register IOMUXC_SW_MUX_CTL_PAD_HCKR Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad HCKR. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: HCKR. 000: Select mux mode: ALT0 mux port: HCKR of instance: esai. 001: Select mux mode: ALT1 mux port: AUD5_RXFS of instance: audmux. 010: Select mux mode: ALT2 mux port: SS0 of instance: cspi2. 011: Select mux mode: ALT3 mux port: FLASH_STROBE of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio1. 111: Select mux mode: ALT7 mux port: EVNTBUS[12] of instance: arm11p_top. NOTE: Pad HCKR is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_6_SELECT_INPUT for mode ALT5.

Table 167: Register: IOMUXC_SW_MUX_CTL_PAD_SCKT

Offset 0x014c (IOMUXC_SW_MUX_CTL_PAD_SCKT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 168: Register IOMUXC_SW_MUX_CTL_PAD_SCKT Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SCKT. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: SCKT. 000: Select mux mode: ALT0 mux port: SCKT of instance: esai. 101: Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[0] of instance: ipu. 111: Select mux mode: ALT7 mux port: ROW[2] of instance: kpp. NOTE: Pad SCKT is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_7_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_ROW_2_SELECT_INPUT for mode ALT7.

Table 169: Register: IOMUXC_SW_MUX_CTL_PAD_FST

Offset 0x0150 (IOMUXC_SW_MUX_CTL_PAD_FST) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 170: Register IOMUXC_SW_MUX_CTL_PAD_FST Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FST. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: FST. 000: Select mux mode: ALT0 mux port: FST of instance: esai. 101: Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[1] of instance: ipu. 111: Select mux mode: ALT7 mux port: ROW[3] of instance: kpp. NOTE: Pad FST is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_8_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_ROW_3_SELECT_INPUT for mode ALT7.

Table 171: Register: IOMUXC_SW_MUX_CTL_PAD_HCKT

Offset 0x0154 (IOMUXC_SW_MUX_CTL_PAD_HCKT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 172: Register IOMUXC_SW_MUX_CTL_PAD_HCKT Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad HCKT. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: HCKT. 000: Select mux mode: ALT0 mux port: HCKT of instance: esai. 001: Select mux mode: ALT1 mux port: AUD5_RXC of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[2] of instance: ipu. 111: Select mux mode: ALT7 mux port: COL[3] of instance: kpp. NOTE: Pad HCKT is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_9_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_COL_3_SELECT_INPUT for mode ALT7.

Table 173: Register: IOMUXC_SW_MUX_CTL_PAD_TX5_RX0

Offset 0x0158 (IOMUXC_SW_MUX_CTL_PAD_TX5_RX0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 174: Register IOMUXC_SW_MUX_CTL_PAD_TX5_RX0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TX5_RX0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: TX5_RX0. 000: Select mux mode: ALT0 mux port: TX5_RX0 of instance: esai. 001: Select mux mode: ALT1 mux port: AUD4_RXC of instance: audmux. 010: Select mux mode: ALT2 mux port: SS2 of instance: cspi2. 011: Select mux mode: ALT3 mux port: TXCAN of instance: can2. 100: Select mux mode: ALT4 mux port: DTR of instance: uart2. 101: Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio1. 111: Select mux mode: ALT7 mux port: M3IF_CHOSEN_MASTER_0 of instance: emi. NOTE: Pad TX5_RX0 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_SS2_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT for mode ALT5.

Table 175: Register: IOMUXC_SW_MUX_CTL_PAD_TX4_RX1

Offset 0x015c (IOMUXC_SW_MUX_CTL_PAD_TX4_RX1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 176: Register IOMUXC_SW_MUX_CTL_PAD_TX4_RX1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TX4_RX1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: TX4_RX1. 000: Select mux mode: ALT0 mux port: TX4_RX1 of instance: esai. 001: Select mux mode: ALT1 mux port: AUD4_RXFS of instance: audmux. 010: Select mux mode: ALT2 mux port: SS3 of instance: cspi2. 011: Select mux mode: ALT3 mux port: RXCAN of instance: can2. 100: Select mux mode: ALT4 mux port: DSR of instance: uart2. 101: Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[3] of instance: ipu. 111: Select mux mode: ALT7 mux port: ROW[0] of instance: kpp. NOTE: Pad TX4_RX1 is involved in Daisy Chain. - Config Register IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_CSPI2_IPP_IND_SS3_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_11_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_ROW_0_SELECT_INPUT for mode ALT7.

Table 177: Register: IOMUXC_SW_MUX_CTL_PAD_TX3_RX2

Offset 0x0160 (IOMUXC_SW_MUX_CTL_PAD_TX3_RX2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 178: Register IOMUXC_SW_MUX_CTL_PAD_TX3_RX2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TX3_RX2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: TX3_RX2. 000: Select mux mode: ALT0 mux port: TX3_RX2 of instance: esai. 001: Select mux mode: ALT1 mux port: SCL of instance: i2c3. 011: Select mux mode: ALT3 mux port: NANDF_CE1 of instance: emi. 101: Select mux mode: ALT5 mux port: GPIO[12] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[4] of instance: ipu. 111: Select mux mode: ALT7 mux port: ROW[1] of instance: kpp. NOTE: Pad TX3_RX2 is involved in Daisy Chain. - Config Register IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_ROW_1_SELECT_INPUT for mode ALT7.

Table 179: Register: IOMUXC_SW_MUX_CTL_PAD_TX2_RX3

Offset 0x0164 (IOMUXC_SW_MUX_CTL_PAD_TX2_RX3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 180: Register IOMUXC_SW_MUX_CTL_PAD_TX2_RX3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TX2_RX3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: TX2_RX3. 000: Select mux mode: ALT0 mux port: TX2_RX3 of instance: esai. 001: Select mux mode: ALT1 mux port: SDA of instance: i2c3. 011: Select mux mode: ALT3 mux port: NANDF_CE2 of instance: emi. 101: Select mux mode: ALT5 mux port: GPIO[13] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[5] of instance: ipu. 111: Select mux mode: ALT7 mux port: COL[0] of instance: kpp. NOTE: Pad TX2_RX3 is involved in Daisy Chain. - Config Register IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_COL_0_SELECT_INPUT for mode ALT7.

Table 181: Register: IOMUXC_SW_MUX_CTL_PAD_TX1

Offset 0x0168 (IOMUXC_SW_MUX_CTL_PAD_TX1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 182: Register IOMUXC_SW_MUX_CTL_PAD_TX1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TX1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: TX1. 000: Select mux mode: ALT0 mux port: TX1 of instance: esai. 001: Select mux mode: ALT1 mux port: PMIC_RDY of instance: ccm. 010: Select mux mode: ALT2 mux port: SS2 of instance: cspi1. 011: Select mux mode: ALT3 mux port: NANDF_CE3 of instance: emi. 100: Select mux mode: ALT4 mux port: RI of instance: uart2. 101: Select mux mode: ALT5 mux port: GPIO[14] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[6] of instance: ipu. 111: Select mux mode: ALT7 mux port: COL[1] of instance: kpp. NOTE: Pad TX1 is involved in Daisy Chain. - Config Register IOMUXC_CCM_IPP_PMIC_RDY_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_CSPI1_IPP_IND_SS2_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_COL_1_SELECT_INPUT for mode ALT7.

Table 183: Register: IOMUXC_SW_MUX_CTL_PAD_TX0

Offset 0x016c (IOMUXC_SW_MUX_CTL_PAD_TX0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 184: Register IOMUXC_SW_MUX_CTL_PAD_TX0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TX0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: TX0. 000: Select mux mode: ALT0 mux port: TX0 of instance: esai. 001: Select mux mode: ALT1 mux port: SPDIF_EXTCLK of instance: spdif. 010: Select mux mode: ALT2 mux port: SS3 of instance: cspi1. 011: Select mux mode: ALT3 mux port: DTACK_B of instance: emi. 100: Select mux mode: ALT4 mux port: DCD of instance: uart2. 101: Select mux mode: ALT5 mux port: GPIO[15] of instance: gpio1. 110: Select mux mode: ALT6 mux port: CSI_D[7] of instance: ipu. 111: Select mux mode: ALT7 mux port: COL[2] of instance: kpp. NOTE: Pad TX0 is involved in Daisy Chain. - Config Register IOMUXC_CSPI1_IPP_IND_SS3_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_EMI_IPP_IND_WEIM_DTACK_B_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_KPP_IPP_IND_COL_2_SELECT_INPUT for mode ALT7. - Config Register IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT for mode ALT1.

Table 185: Register: IOMUXC_SW_MUX_CTL_PAD_CSPI1_MOSI

Offset 0x0170 (IOMUXC_SW_MUX_CTL_PAD_CSPI1_MOSI) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 186: Register IOMUXC_SW_MUX_CTL_PAD_CSPI1_MOSI Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSPI1_MOSI. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: CSPI1_MOSI. 000: Select mux mode: ALT0 mux port: MOSI of instance: cspi1. 101: Select mux mode: ALT5 mux port: GPIO[16] of instance: gpio1. 111: Select mux mode: ALT7 mux port: CTI_TRIG_OUT1_2 of instance: ect.

Table 187: Register: IOMUXC_SW_MUX_CTL_PAD_CSPI1_MISO

Offset 0x0174 (IOMUXC_SW_MUX_CTL_PAD_CSPI1_MISO) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 188: Register IOMUXC_SW_MUX_CTL_PAD_CSPI1_MISO Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSPI1_MISO. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: CSPI1_MISO. 000: Select mux mode: ALT0 mux port: MISO of instance: cspi1. 101: Select mux mode: ALT5 mux port: GPIO[17] of instance: gpio1. 111: Select mux mode: ALT7 mux port: CTI_TRIG_OUT1_3 of instance: ect.

Table 189: Register: IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS0

Offset 0x0178 (IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 190: Register IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSPI1_SS0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: CSPI1_SS0. 000: Select mux mode: ALT0 mux port: SS0 of instance: cspi1. 001: Select mux mode: ALT1 mux port: LINE of instance: owire. 010: Select mux mode: ALT2 mux port: SS3 of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[18] of instance: gpio1. 111: Select mux mode: ALT7 mux port: CTI_TRIG_OUT1_4 of instance: ect. NOTE: Pad CSPI1_SS0 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_SS3_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_OWIRE_BATTERY_LINE_IN_SELECT_INPUT for mode ALT1.

Table 191: Register: IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS1

Offset 0x017c (IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 192: Register IOMUXC_SW_MUX_CTL_PAD_CSPI1_SS1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSPI1_SS1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: CSPI1_SS1. 000: Select mux mode: ALT0 mux port: SS1 of instance: cspi1. 001: Select mux mode: ALT1 mux port: PWMO of instance: pwm. 010: Select mux mode: ALT2 mux port: CLK32K of instance: ccm. 101: Select mux mode: ALT5 mux port: GPIO[19] of instance: gpio1. 110: Select mux mode: ALT6 mux port: DIAGB[29] of instance: ipu. 111: Select mux mode: ALT7 mux port: CTI_TRIG_OUT1_5 of instance: ect. NOTE: Pad CSPI1_SS1 is involved in Daisy Chain. - Config Register IOMUXC_CCM_IPP_32K_MUXED_IN_SELECT_INPUT for mode ALT2.

Table 193: Register: IOMUXC_SW_MUX_CTL_PAD_CSPI1_SCLK

Offset 0x0180 (IOMUXC_SW_MUX_CTL_PAD_CSPI1_SCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 194: Register IOMUXC_SW_MUX_CTL_PAD_CSPI1_SCLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSPI1_SCLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: CSPI1_SCLK. 000: Select mux mode: ALT0 mux port: SCLK of instance: cspi1. 101: Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DIAGB[30] of instance: ipu. 111: Select mux mode: ALT7 mux port: M3IF_CHOSEN_MASTER_1 of instance: emi. NOTE: Pad CSPI1_SCLK is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_4_SELECT_INPUT for mode ALT5.

Table 195: Register: IOMUXC_SW_MUX_CTL_PAD_CSPI1_SPI_RDY

Offset 0x0184 (IOMUXC_SW_MUX_CTL_PAD_CSPI1_SPI_RDY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 196: Register IOMUXC_SW_MUX_CTL_PAD_CSPI1_SPI_RDY Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CSPI1_SPI_RDY. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: CSPI1_SPI_RDY. 000: Select mux mode: ALT0 mux port: RDY of instance: cspi1. 101: Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DIAGB[31] of instance: ipu. 111: Select mux mode: ALT7 mux port: M3IF_CHOSEN_MASTER_2 of instance: emi. NOTE: Pad CSPI1_SPI_RDY is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_5_SELECT_INPUT for mode ALT5.

Table 197: Register: IOMUXC_SW_MUX_CTL_PAD_RXD1

Offset 0x0188 (IOMUXC_SW_MUX_CTL_PAD_RXD1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 198: Register IOMUXC_SW_MUX_CTL_PAD_RXD1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad RXD1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: RXD1. 000: Select mux mode: ALT0 mux port: RXD_MUX of instance: uart1. 001: Select mux mode: ALT1 mux port: MOSI of instance: cspi2. 100: Select mux mode: ALT4 mux port: COL[4] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio3. 111: Select mux mode: ALT7 mux port: EVNTBUS[16] of instance: arm11p_top. NOTE: Pad RXD1 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_6_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_KPP_IPP_IND_COL_4_SELECT_INPUT for mode ALT4.

Table 199: Register: IOMUXC_SW_MUX_CTL_PAD_TXD1

Offset 0x018c (IOMUXC_SW_MUX_CTL_PAD_TXD1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 200: Register IOMUXC_SW_MUX_CTL_PAD_TXD1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TXD1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: TXD1. 000: Select mux mode: ALT0 mux port: TXD_MUX of instance: uart1. 001: Select mux mode: ALT1 mux port: MISO of instance: cspi2. 100: Select mux mode: ALT4 mux port: COL[5] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio3. 111: Select mux mode: ALT7 mux port: EVNTBUS[17] of instance: arm11p_top. NOTE: Pad TXD1 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_7_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT for mode ALT4.

Table 201: Register: IOMUXC_SW_MUX_CTL_PAD_RTS1

Offset 0x0190 (IOMUXC_SW_MUX_CTL_PAD_RTS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 202: Register IOMUXC_SW_MUX_CTL_PAD_RTS1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad RTS1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: RTS1. 000: Select mux mode: ALT0 mux port: RTS of instance: uart1. 001: Select mux mode: ALT1 mux port: SCLK of instance: cspi2. 010: Select mux mode: ALT2 mux port: SCL of instance: i2c3. 011: Select mux mode: ALT3 mux port: CSI_D[0] of instance: ipu. 100: Select mux mode: ALT4 mux port: COL[6] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio3. 110: Select mux mode: ALT6 mux port: NANDF_CE1 of instance: emi. 111: Select mux mode: ALT7 mux port: EVNTBUS[18] of instance: arm11p_top. NOTE: Pad RTS1 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_8_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT for mode ALT4.

Table 203: Register: IOMUXC_SW_MUX_CTL_PAD_CTS1

Offset 0x0194 (IOMUXC_SW_MUX_CTL_PAD_CTS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 204: Register IOMUXC_SW_MUX_CTL_PAD_CTS1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CTS1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: CTS1. 000: Select mux mode: ALT0 mux port: CTS of instance: uart1. 001: Select mux mode: ALT1 mux port: RDY of instance: cspi2. 010: Select mux mode: ALT2 mux port: SDA of instance: i2c3. 011: Select mux mode: ALT3 mux port: CSI_D[1] of instance: ipu. 100: Select mux mode: ALT4 mux port: COL[7] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio3. 110: Select mux mode: ALT6 mux port: NANDF_CE2 of instance: emi. 111: Select mux mode: ALT7 mux port: EVNTBUS[19] of instance: arm11p_top. NOTE: Pad CTS1 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_9_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT for mode ALT4.

Table 205: Register: IOMUXC_SW_MUX_CTL_PAD_RXD2

Offset 0x0198 (IOMUXC_SW_MUX_CTL_PAD_RXD2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 206: Register IOMUXC_SW_MUX_CTL_PAD_RXD2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad RXD2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: RXD2. 000: Select mux mode: ALT0 mux port: RXD_MUX of instance: uart2. 100: Select mux mode: ALT4 mux port: ROW[4] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio3. NOTE: Pad RXD2 is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_10_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_KPP_IPP_IND_ROW_4_SELECT_INPUT for mode ALT4.

Table 207: Register: IOMUXC_SW_MUX_CTL_PAD_TXD2

Offset 0x019c (IOMUXC_SW_MUX_CTL_PAD_TXD2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 208: Register IOMUXC_SW_MUX_CTL_PAD_TXD2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad TXD2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: TXD2. 000: Select mux mode: ALT0 mux port: TXD_MUX of instance: uart2. 001: Select mux mode: ALT1 mux port: SPDIF_EXTCLK of instance: spdif. 100: Select mux mode: ALT4 mux port: ROW[5] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio3. NOTE: Pad TXD2 is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_11_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT for mode ALT1.

Table 209: Register: IOMUXC_SW_MUX_CTL_PAD_RTS2

Offset 0x01a0 (IOMUXC_SW_MUX_CTL_PAD_RTS2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 210: Register IOMUXC_SW_MUX_CTL_PAD_RTS2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad RTS2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved

Field	Description
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: RTS2. 000: Select mux mode: ALT0 mux port: RTS of instance: uart2. 001: Select mux mode: ALT1 mux port: SPDIF_IN1 of instance: spdif. 010: Select mux mode: ALT2 mux port: RXCAN of instance: can2. 011: Select mux mode: ALT3 mux port: CSI_D[2] of instance: ipu. 100: Select mux mode: ALT4 mux port: ROW[6] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[12] of instance: gpio3. 110: Select mux mode: ALT6 mux port: AUD5_RXC of instance: audmux. 111: Select mux mode: ALT7 mux port: RXD_MUX of instance: uart3. NOTE: Pad RTS2 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_12_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT7.

Table 211: Register: IOMUXC_SW_MUX_CTL_PAD_CTS2

Offset 0x01a4 (IOMUXC_SW_MUX_CTL_PAD_CTS2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 212: Register IOMUXC_SW_MUX_CTL_PAD_CTS2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CTS2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: CTS2. 000: Select mux mode: ALT0 mux port: CTS of instance: uart2. 001: Select mux mode: ALT1 mux port: SPDIF_OUT1 of instance: spdif. 010: Select mux mode: ALT2 mux port: TXCAN of instance: can2. 011: Select mux mode: ALT3 mux port: CSI_D[3] of instance: ipu. 100: Select mux mode: ALT4 mux port: ROW[7] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[13] of instance: gpio3. 110: Select mux mode: ALT6 mux port: AUD5_RXFS of instance: audmux. 111: Select mux mode: ALT7 mux port: TXD_MUX of instance: uart3. NOTE: Pad CTS2 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_13_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT for mode ALT4.

Table 213: Register: IOMUXC_SW_MUX_CTL_PAD_USBOTG_PWR

Offset 0x01a8 (IOMUXC_SW_MUX_CTL_PAD_USBOTG_PWR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 214: Register IOMUXC_SW_MUX_CTL_PAD_USBOTG_PWR Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad USBOTG_PWR. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: USBOTG_PWR. 000: Select mux mode: ALT0 mux port: USBOTG_PWR of instance: usb_top. 001: Select mux mode: ALT1 mux port: USBH2_PWR of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[14] of instance: gpio3. NOTE: Pad USBOTG_PWR is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_14_SELECT_INPUT for mode ALT5.

Table 215: Register: IOMUXC_SW_MUX_CTL_PAD_USBOTG_OC

Offset 0x01ac (IOMUXC_SW_MUX_CTL_PAD_USBOTG_OC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 216: Register IOMUXC_SW_MUX_CTL_PAD_USBOTG_OC Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad USBOTG_OC. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: USBOTG_OC. 000: Select mux mode: ALT0 mux port: USBOTG_OC of instance: usb_top. 001: Select mux mode: ALT1 mux port: USBH2_OC of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[15] of instance: gpio3. NOTE: Pad USBOTG_OC is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_15_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT for mode ALT1.

Table 217: Register: IOMUXC_SW_MUX_CTL_PAD_LD0

Offset 0x01b0 (IOMUXC_SW_MUX_CTL_PAD_LD0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 218: Register IOMUXC_SW_MUX_CTL_PAD_LD0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD0. 000: Select mux mode: ALT0 mux port: DISPB_DAT[0] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[0] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_0 of instance: sdma. NOTE: Pad LD0 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT5.

Table 219: Register: IOMUXC_SW_MUX_CTL_PAD_LD1

Offset 0x01b4 (IOMUXC_SW_MUX_CTL_PAD_LD1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 220: Register IOMUXC_SW_MUX_CTL_PAD_LD1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD1. 000: Select mux mode: ALT0 mux port: DISPB_DAT[1] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[1] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_1 of instance: sdma. NOTE: Pad LD1 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_1_SELECT_INPUT for mode ALT5.

Table 221: Register: IOMUXC_SW_MUX_CTL_PAD_LD2

Offset 0x01b8 (IOMUXC_SW_MUX_CTL_PAD_LD2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 222: Register IOMUXC_SW_MUX_CTL_PAD_LD2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD2. 000: Select mux mode: ALT0 mux port: DISPB_DAT[2] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[2] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_2 of instance: sdma. NOTE: Pad LD2 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_2_SELECT_INPUT for mode ALT5.

Table 223: Register: IOMUXC_SW_MUX_CTL_PAD_LD3

Offset 0x01bc (IOMUXC_SW_MUX_CTL_PAD_LD3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 224: Register IOMUXC_SW_MUX_CTL_PAD_LD3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD3. 000: Select mux mode: ALT0 mux port: DISPB_DAT[3] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[3] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_3 of instance: sdma. NOTE: Pad LD3 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_3_SELECT_INPUT for mode ALT5.

Table 225: Register: IOMUXC_SW_MUX_CTL_PAD_LD4

Offset 0x01c0 (IOMUXC_SW_MUX_CTL_PAD_LD4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 226: Register IOMUXC_SW_MUX_CTL_PAD_LD4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD4. 000: Select mux mode: ALT0 mux port: DISPB_DAT[4] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_4 of instance: sdma. NOTE: Pad LD4 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_4_SELECT_INPUT for mode ALT5.

Table 227: Register: IOMUXC_SW_MUX_CTL_PAD_LD5

Offset 0x01c4 (IOMUXC_SW_MUX_CTL_PAD_LD5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 228: Register IOMUXC_SW_MUX_CTL_PAD_LD5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD5. 000: Select mux mode: ALT0 mux port: DISPB_DAT[5] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_5 of instance: sdma. NOTE: Pad LD5 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_5_SELECT_INPUT for mode ALT5.

Table 229: Register: IOMUXC_SW_MUX_CTL_PAD_LD6

Offset 0x01c8 (IOMUXC_SW_MUX_CTL_PAD_LD6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 230: Register IOMUXC_SW_MUX_CTL_PAD_LD6 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD6. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD6. 000: Select mux mode: ALT0 mux port: DISPB_DAT[6] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_6 of instance: sdma. NOTE: Pad LD6 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_6_SELECT_INPUT for mode ALT5.

Table 231: Register: IOMUXC_SW_MUX_CTL_PAD_LD7

Offset 0x01cc (IOMUXC_SW_MUX_CTL_PAD_LD7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 232: Register IOMUXC_SW_MUX_CTL_PAD_LD7 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD7. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD7. 000: Select mux mode: ALT0 mux port: DISPB_DAT[7] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_7 of instance: sdma. NOTE: Pad LD7 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_7_SELECT_INPUT for mode ALT5.

Table 233: Register: IOMUXC_SW_MUX_CTL_PAD_LD8

Offset 0x01d0 (IOMUXC_SW_MUX_CTL_PAD_LD8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 234: Register IOMUXC_SW_MUX_CTL_PAD_LD8 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD8. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD8. 000: Select mux mode: ALT0 mux port: DISPB_DAT[8] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_8 of instance: sdma. NOTE: Pad LD8 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_8_SELECT_INPUT for mode ALT5.

Table 235: Register: IOMUXC_SW_MUX_CTL_PAD_LD9

Offset 0x01d4 (IOMUXC_SW_MUX_CTL_PAD_LD9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 236: Register IOMUXC_SW_MUX_CTL_PAD_LD9 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD9. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD9. 000: Select mux mode: ALT0 mux port: DISPB_DAT[9] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_9 of instance: sdma. NOTE: Pad LD9 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_9_SELECT_INPUT for mode ALT5.

Table 237: Register: IOMUXC_SW_MUX_CTL_PAD_LD10

Offset 0x01d8 (IOMUXC_SW_MUX_CTL_PAD_LD10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 238: Register IOMUXC_SW_MUX_CTL_PAD_LD10 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD10. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 3 iomux modes to be used for pad: LD10. 000: Select mux mode: ALT0 mux port: DISPB_DAT[10] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_10 of instance: sdma. NOTE: Pad LD10 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_10_SELECT_INPUT for mode ALT5.

Table 239: Register: IOMUXC_SW_MUX_CTL_PAD_LD11

Offset 0x01dc (IOMUXC_SW_MUX_CTL_PAD_LD11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 240: Register IOMUXC_SW_MUX_CTL_PAD_LD11 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD11. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: LD11. 000: Select mux mode: ALT0 mux port: DISPB_DAT[11] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_11 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[4] of instance: arm11p_top. NOTE: Pad LD11 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_11_SELECT_INPUT for mode ALT5.

Table 241: Register: IOMUXC_SW_MUX_CTL_PAD_LD12

Offset 0x01e0 (IOMUXC_SW_MUX_CTL_PAD_LD12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 242: Register IOMUXC_SW_MUX_CTL_PAD_LD12 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD12. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: LD12. 000: Select mux mode: ALT0 mux port: DISPB_DAT[12] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[12] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_12 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[5] of instance: arm11p_top. NOTE: Pad LD12 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_12_SELECT_INPUT for mode ALT5.

Table 243: Register: IOMUXC_SW_MUX_CTL_PAD_LD13

Offset 0x01e4 (IOMUXC_SW_MUX_CTL_PAD_LD13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 244: Register IOMUXC_SW_MUX_CTL_PAD_LD13 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD13. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: LD13. 000: Select mux mode: ALT0 mux port: DISPB_DAT[13] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[13] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_PC_13 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[6] of instance: arm11p_top. NOTE: Pad LD13 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_13_SELECT_INPUT for mode ALT5.

Table 245: Register: IOMUXC_SW_MUX_CTL_PAD_LD14

Offset 0x01e8 (IOMUXC_SW_MUX_CTL_PAD_LD14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 246: Register IOMUXC_SW_MUX_CTL_PAD_LD14 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD14. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: LD14. 000: Select mux mode: ALT0 mux port: DISPB_DAT[14] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[14] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_EVENT_CHANNEL_0 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[7] of instance: arm11p_top. NOTE: Pad LD14 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_14_SELECT_INPUT for mode ALT5.

Table 247: Register: IOMUXC_SW_MUX_CTL_PAD_LD15

Offset 0x01ec (IOMUXC_SW_MUX_CTL_PAD_LD15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 248: Register IOMUXC_SW_MUX_CTL_PAD_LD15 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD15. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: LD15. 000: Select mux mode: ALT0 mux port: DISPB_DAT[15] of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[15] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_EVENT_CHANNEL_1 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[8] of instance: arm11p_top. NOTE: Pad LD15 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_15_SELECT_INPUT for mode ALT5.

Table 249: Register: IOMUXC_SW_MUX_CTL_PAD_LD16

Offset 0x01f0 (IOMUXC_SW_MUX_CTL_PAD_LD16) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 250: Register IOMUXC_SW_MUX_CTL_PAD_LD16 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD16. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: LD16. 000: Select mux mode: ALT0 mux port: DISPB_DAT[16] of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_D12_VSYNC of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[16] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_EVENT_CHANNEL_2 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[9] of instance: arm11p_top. NOTE: Pad LD16 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_16_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT for mode ALT2.

Table 251: Register: IOMUXC_SW_MUX_CTL_PAD_LD17

Offset 0x01f4 (IOMUXC_SW_MUX_CTL_PAD_LD17) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 252: Register IOMUXC_SW_MUX_CTL_PAD_LD17 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD17. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: LD17. 000: Select mux mode: ALT0 mux port: DISPB_DAT[17] of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_CS2 of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[17] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_EVENT_CHANNEL_3 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[10] of instance: arm11p_top. NOTE: Pad LD17 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_17_SELECT_INPUT for mode ALT5.

Table 253: Register: IOMUXC_SW_MUX_CTL_PAD_LD18

Offset 0x01f8 (IOMUXC_SW_MUX_CTL_PAD_LD18) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 254: Register IOMUXC_SW_MUX_CTL_PAD_LD18 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD18. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: LD18. 000: Select mux mode: ALT0 mux port: DISPB_DAT[18] of instance: ipu. 001: Select mux mode: ALT1 mux port: DISPB_D0_VSYNC of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_D12_VSYNC of instance: ipu. 011: Select mux mode: ALT3 mux port: CMD of instance: esdhc3. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[3] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[24] of instance: gpio3. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_EVENT_CHANNEL_4 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[11] of instance: arm11p_top. NOTE: Pad LD18 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC3_IPP_CMD_IN_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_3_SELECT_INPUT for mode ALT4.

Table 255: Register: IOMUXC_SW_MUX_CTL_PAD_LD19

Offset 0x01fc (IOMUXC_SW_MUX_CTL_PAD_LD19) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 256: Register IOMUXC_SW_MUX_CTL_PAD_LD19 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD19. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: LD19. 000: Select mux mode: ALT0 mux port: DISPB_DAT[19] of instance: ipu. 001: Select mux mode: ALT1 mux port: DISPB_BCLK of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_CS1 of instance: ipu. 011: Select mux mode: ALT3 mux port: CLK of instance: esdhc3. 100: Select mux mode: ALT4 mux port: USBOTG_DIR of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[25] of instance: gpio3. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_EVENT_CHANNEL_5 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[12] of instance: arm11p_top. NOTE: Pad LD19 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC3_IPP_CARD_CLK_IN_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DIR_SELECT_INPUT for mode ALT4.

Table 257: Register: IOMUXC_SW_MUX_CTL_PAD_LD20

Offset 0x0200 (IOMUXC_SW_MUX_CTL_PAD_LD20) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 258: Register IOMUXC_SW_MUX_CTL_PAD_LD20 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD20. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: LD20. 000: Select mux mode: ALT0 mux port: DISPB_DAT[20] of instance: ipu. 001: Select mux mode: ALT1 mux port: DISPB_CS0 of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SD_CLK of instance: ipu. 011: Select mux mode: ALT3 mux port: DAT0 of instance: esdhc3. 101: Select mux mode: ALT5 mux port: GPIO[26] of instance: gpio3. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_CORE_STATUS_3 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[13] of instance: arm11p_top. NOTE: Pad LD20 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC3_IPP_DAT0_IN_SELECT_INPUT for mode ALT3.

Table 259: Register: IOMUXC_SW_MUX_CTL_PAD_LD21

Offset 0x0204 (IOMUXC_SW_MUX_CTL_PAD_LD21) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 260: Register IOMUXC_SW_MUX_CTL_PAD_LD21 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD21. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: LD21. 000: Select mux mode: ALT0 mux port: DISPB_DAT[21] of instance: ipu. 001: Select mux mode: ALT1 mux port: DISPB_PAR_RS of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SER_RS of instance: ipu. 011: Select mux mode: ALT3 mux port: DAT1 of instance: esdhc3. 100: Select mux mode: ALT4 mux port: USBOTG_STP of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[27] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DEBUG_EVENT_CHANNEL_SEL of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[14] of instance: arm11p_top. NOTE: Pad LD21 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC3_IPP_DAT1_IN_SELECT_INPUT for mode ALT3.

Table 261: Register: IOMUXC_SW_MUX_CTL_PAD_LD22

Offset 0x0208 (IOMUXC_SW_MUX_CTL_PAD_LD22) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 262: Register IOMUXC_SW_MUX_CTL_PAD_LD22 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD22. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: LD22. 000: Select mux mode: ALT0 mux port: DISPB_DAT[22] of instance: ipu. 001: Select mux mode: ALT1 mux port: DISPB_WR of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SD_D_I of instance: ipu. 011: Select mux mode: ALT3 mux port: DAT2 of instance: esdhc3. 100: Select mux mode: ALT4 mux port: USBOTG_NXT of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[28] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DEBUG_BUS_ERROR of instance: sdma. 111: Select mux mode: ALT7 mux port: TRCTL of instance: arm11p_top. NOTE: Pad LD22 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC3_IPP_DAT2_IN_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_NXT_SELECT_INPUT for mode ALT4.

Table 263: Register: IOMUXC_SW_MUX_CTL_PAD_LD23

Offset 0x020c (IOMUXC_SW_MUX_CTL_PAD_LD23) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 264: Register IOMUXC_SW_MUX_CTL_PAD_LD23 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad LD23. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: LD23. 000: Select mux mode: ALT0 mux port: DISPB_DAT[23] of instance: ipu. 001: Select mux mode: ALT1 mux port: DISPB_RD of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SD_D_IO of instance: ipu. 011: Select mux mode: ALT3 mux port: DAT3 of instance: esdhc3. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[7] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[29] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DEBUG_MATCHED_DMBUS of instance: sdma. 111: Select mux mode: ALT7 mux port: TRCLK of instance: arm11p_top. NOTE: Pad LD23 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC3_IPP_DAT3_IN_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_7_SELECT_INPUT for mode ALT4.

Table 265: Register: IOMUXC_SW_MUX_CTL_PAD_D3_HSYNC

Offset 0x0210 (IOMUXC_SW_MUX_CTL_PAD_D3_HSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 266: Register IOMUXC_SW_MUX_CTL_PAD_D3_HSYNC Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad D3_HSYNC. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: D3_HSYNC. 000: Select mux mode: ALT0 mux port: DISPB_D3_HSYNC of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SD_D_IO of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[30] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DEBUG_RTBUFFER_WRITE of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[15] of instance: arm11p_top. NOTE: Pad D3_HSYNC is involved in Daisy Chain. - Config Register IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT for mode ALT2.

Table 267: Register: IOMUXC_SW_MUX_CTL_PAD_D3_FPSHIFT

Offset 0x0214 (IOMUXC_SW_MUX_CTL_PAD_D3_FPSHIFT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 268: Register IOMUXC_SW_MUX_CTL_PAD_D3_FPSHIFT Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad D3_FPSHIFT. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: D3_FPSHIFT. 000: Select mux mode: ALT0 mux port: DISPB_D3_CLK of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SD_CLK of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[31] of instance: gpio3. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_CORE_STATUS_0 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[16] of instance: arm11p_top.

Table 269: Register: IOMUXC_SW_MUX_CTL_PAD_D3_DRDY

Offset 0x0218 (IOMUXC_SW_MUX_CTL_PAD_D3_DRDY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 270: Register IOMUXC_SW_MUX_CTL_PAD_D3_DRDY Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad D3_DRDY. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: D3_DRDY. 000: Select mux mode: ALT0 mux port: DISPB_D3_DRDY of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SD_D_O of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[0] of instance: gpio1. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_CORE_STATUS_1 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[17] of instance: arm11p_top. NOTE: Pad D3_DRDY is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT5.

Table 271: Register: IOMUXC_SW_MUX_CTL_PAD_CONTRAST

Offset 0x021c (IOMUXC_SW_MUX_CTL_PAD_CONTRAST) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 272: Register IOMUXC_SW_MUX_CTL_PAD_CONTRAST Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad CONTRAST. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: CONTRAST. 000: Select mux mode: ALT0 mux port: DISPB_CONTR of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[1] of instance: gpio1. 110: Select mux mode: ALT6 mux port: SDMA_DEBUG_CORE_STATUS_2 of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[18] of instance: arm11p_top. NOTE: Pad CONTRAST is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_1_SELECT_INPUT for mode ALT5.

Table 273: Register: IOMUXC_SW_MUX_CTL_PAD_D3_VSYNC

Offset 0x0220 (IOMUXC_SW_MUX_CTL_PAD_D3_VSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 274: Register IOMUXC_SW_MUX_CTL_PAD_D3_VSYNC Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad D3_VSYNC. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: D3_VSYNC. 000: Select mux mode: ALT0 mux port: DISPB_D3_VSYNC of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_CS1 of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[2] of instance: gpio1. 110: Select mux mode: ALT6 mux port: DEBUG_YIELD of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[19] of instance: arm11p_top. NOTE: Pad D3_VSYNC is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_2_SELECT_INPUT for mode ALT5.

Table 275: Register: IOMUXC_SW_MUX_CTL_PAD_D3_REV

Offset 0x0224 (IOMUXC_SW_MUX_CTL_PAD_D3_REV) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 276: Register IOMUXC_SW_MUX_CTL_PAD_D3_REV Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad D3_REV. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: D3_REV. 000: Select mux mode: ALT0 mux port: DISPB_D3_REV of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_SER_RS of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[3] of instance: gpio1. 110: Select mux mode: ALT6 mux port: DEBUG_BUS_RWB of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[20] of instance: arm11p_top. NOTE: Pad D3_REV is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_3_SELECT_INPUT for mode ALT5.

Table 277: Register: IOMUXC_SW_MUX_CTL_PAD_D3_CLS

Offset 0x0228 (IOMUXC_SW_MUX_CTL_PAD_D3_CLS) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 278: Register IOMUXC_SW_MUX_CTL_PAD_D3_CLS Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad D3_CLS. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: D3_CLS. 000: Select mux mode: ALT0 mux port: DISPB_D3_CLS of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_CS2 of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio1. 110: Select mux mode: ALT6 mux port: DEBUG_BUS_DEVICE[0] of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[21] of instance: arm11p_top. NOTE: Pad D3_CLS is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_4_SELECT_INPUT for mode ALT5.

Table 279: Register: IOMUXC_SW_MUX_CTL_PAD_D3_SPL

Offset 0x022c (IOMUXC_SW_MUX_CTL_PAD_D3_SPL) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 280: Register IOMUXC_SW_MUX_CTL_PAD_D3_SPL Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad D3_SPL. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: D3_SPL. 000: Select mux mode: ALT0 mux port: DISPB_D3_SPL of instance: ipu. 010: Select mux mode: ALT2 mux port: DISPB_D12_VSYNC of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio1. 110: Select mux mode: ALT6 mux port: DEBUG_BUS_DEVICE[1] of instance: sdma. 111: Select mux mode: ALT7 mux port: TRACE[22] of instance: arm11p_top. NOTE: Pad D3_SPL is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_5_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT for mode ALT2.

Table 281: Register: IOMUXC_SW_MUX_CTL_PAD_SD1_CMD

Offset 0x0230 (IOMUXC_SW_MUX_CTL_PAD_SD1_CMD) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 282: Register IOMUXC_SW_MUX_CTL_PAD_SD1_CMD Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD1_CMD. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD1_CMD. 000: Select mux mode: ALT0 mux port: CMD of instance: esdhc1. 001: Select mux mode: ALT1 mux port: SCLK of instance: mshc. 011: Select mux mode: ALT3 mux port: DISPB_D0_VSYNC of instance: ipu. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[4] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio1. 111: Select mux mode: ALT7 mux port: TRCTL of instance: arm11p_top. NOTE: Pad SD1_CMD is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_6_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_4_SELECT_INPUT for mode ALT4.

Table 283: Register: IOMUXC_SW_MUX_CTL_PAD_SD1_CLK

Offset 0x0234 (IOMUXC_SW_MUX_CTL_PAD_SD1_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 284: Register IOMUXC_SW_MUX_CTL_PAD_SD1_CLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD1_CLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD1_CLK. 000: Select mux mode: ALT0 mux port: CLK of instance: esdhc1. 001: Select mux mode: ALT1 mux port: BS of instance: mshc. 011: Select mux mode: ALT3 mux port: DISPB_BCLK of instance: ipu. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[5] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio1. 111: Select mux mode: ALT7 mux port: TRCLK of instance: arm11p_top. NOTE: Pad SD1_CLK is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_7_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_5_SELECT_INPUT for mode ALT4.

Table 285: Register: IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0

Offset 0x0238 (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 286: Register IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD1_DATA0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD1_DATA0. 000: Select mux mode: ALT0 mux port: DAT0 of instance: esdhc1. 001: Select mux mode: ALT1 mux port: DATA[0] of instance: mshc. 011: Select mux mode: ALT3 mux port: DISPB_CS0 of instance: ipu. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[6] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio1. 111: Select mux mode: ALT7 mux port: TRACE[23] of instance: arm11p_top. NOTE: Pad SD1_DATA0 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_8_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_6_SELECT_INPUT for mode ALT4.

Table 287: Register: IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1

Offset 0x023c (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 288: Register IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD1_DATA1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD1_DATA1. 000: Select mux mode: ALT0 mux port: DAT1 of instance: esdhc1. 001: Select mux mode: ALT1 mux port: DATA[1] of instance: mshc. 011: Select mux mode: ALT3 mux port: DISPB_PAR_RS of instance: ipu. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[0] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio1. 111: Select mux mode: ALT7 mux port: TRACE[24] of instance: arm11p_top. NOTE: Pad SD1_DATA1 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_9_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_0_SELECT_INPUT for mode ALT4.

Table 289: Register: IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2

Offset 0x0240 (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 290: Register IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD1_DATA2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD1_DATA2. 000: Select mux mode: ALT0 mux port: DAT2 of instance: esdhc1. 001: Select mux mode: ALT1 mux port: DATA[2] of instance: mshc. 011: Select mux mode: ALT3 mux port: DISPB_WR of instance: ipu. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[1] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio1. 111: Select mux mode: ALT7 mux port: TRACE[25] of instance: arm11p_top. NOTE: Pad SD1_DATA2 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_1_SELECT_INPUT for mode ALT4.

Table 291: Register: IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3

Offset 0x0244 (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 292: Register IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD1_DATA3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD1_DATA3. 000: Select mux mode: ALT0 mux port: DAT3 of instance: esdhc1. 001: Select mux mode: ALT1 mux port: DATA[3] of instance: mshc. 011: Select mux mode: ALT3 mux port: DISPB_RD of instance: ipu. 100: Select mux mode: ALT4 mux port: USBOTG_DATA[2] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio1. 111: Select mux mode: ALT7 mux port: TRACE[26] of instance: arm11p_top. NOTE: Pad SD1_DATA3 is involved in Daisy Chain. - Config Register IOMUXC_GPIO1_IPP_IND_G_IN_11_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_2_SELECT_INPUT for mode ALT4.

Table 293: Register: IOMUXC_SW_MUX_CTL_PAD_SD2_CMD

Offset 0x0248 (IOMUXC_SW_MUX_CTL_PAD_SD2_CMD) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 294: Register IOMUXC_SW_MUX_CTL_PAD_SD2_CMD Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD2_CMD. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved

Field	Description
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: SD2_CMD. 000: Select mux mode: ALT0 mux port: CMD of instance: esdhc2. 001: Select mux mode: ALT1 mux port: SCL of instance: i2c3. 010: Select mux mode: ALT2 mux port: DAT4 of instance: esdhc1. 011: Select mux mode: ALT3 mux port: CSI_D[2] of instance: ipu. 100: Select mux mode: ALT4 mux port: USBH2_DATA[4] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[0] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SPDIF_OUT1 of instance: spdif. 111: Select mux mode: ALT7 mux port: DISPB_D12_VSYNC of instance: ipu. NOTE: Pad SD2_CMD is involved in Daisy Chain. - Config Register IOMUXC_ESDHC1_IPP_DAT4_IN_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT for mode ALT7. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_4_SELECT_INPUT for mode ALT4.

Table 295: Register: IOMUXC_SW_MUX_CTL_PAD_SD2_CLK

Offset 0x024c (IOMUXC_SW_MUX_CTL_PAD_SD2_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 296: Register IOMUXC_SW_MUX_CTL_PAD_SD2_CLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD2_CLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: SD2_CLK. 000: Select mux mode: ALT0 mux port: CLK of instance: esdhc2. 001: Select mux mode: ALT1 mux port: SDA of instance: i2c3. 010: Select mux mode: ALT2 mux port: DAT5 of instance: esdhc1. 011: Select mux mode: ALT3 mux port: CSI_D[3] of instance: ipu. 100: Select mux mode: ALT4 mux port: USBH2_DATA[5] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[1] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SPDIF_IN1 of instance: spdif. 111: Select mux mode: ALT7 mux port: DISPB_CS2 of instance: ipu. NOTE: Pad SD2_CLK is involved in Daisy Chain. - Config Register IOMUXC_ESDHC1_IPP_DAT5_IN_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_1_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_5_SELECT_INPUT for mode ALT4.

Table 297: Register: IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0

Offset 0x0250 (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 298: Register IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD2_DATA0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: SD2_DATA0. 000: Select mux mode: ALT0 mux port: DAT0 of instance: esdhc2. 001: Select mux mode: ALT1 mux port: RXD_MUX of instance: uart3. 010: Select mux mode: ALT2 mux port: DAT6 of instance: esdhc1. 011: Select mux mode: ALT3 mux port: CSI_D[4] of instance: ipu. 100: Select mux mode: ALT4 mux port: USBH2_DATA[6] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[2] of instance: gpio2. 110: Select mux mode: ALT6 mux port: SPDIF_EXTCLK of instance: spdif. NOTE: Pad SD2_DATA0 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC1_IPP_DAT6_IN_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_2_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_6_SELECT_INPUT for mode ALT4.

Table 299: Register: IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1

Offset 0x0254 (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 300: Register IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD2_DATA1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD2_DATA1. 000: Select mux mode: ALT0 mux port: DAT1 of instance: esdhc2. 001: Select mux mode: ALT1 mux port: TXD_MUX of instance: uart3. 010: Select mux mode: ALT2 mux port: DAT7 of instance: esdhc1. 011: Select mux mode: ALT3 mux port: CSI_D[5] of instance: ipu. 100: Select mux mode: ALT4 mux port: USBH2_DATA[0] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[3] of instance: gpio2. NOTE: Pad SD2_DATA1 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC1_IPP_DAT7_IN_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_3_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_0_SELECT_INPUT for mode ALT4.

Table 301: Register: IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2

Offset 0x0258 (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 302: Register IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD2_DATA2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD2_DATA2. 000: Select mux mode: ALT0 mux port: DAT2 of instance: esdhc2. 001: Select mux mode: ALT1 mux port: RTS of instance: uart3. 010: Select mux mode: ALT2 mux port: RXCAN of instance: can1. 011: Select mux mode: ALT3 mux port: CSI_D[6] of instance: ipu. 100: Select mux mode: ALT4 mux port: USBH2_DATA[1] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio2. NOTE: Pad SD2_DATA2 is involved in Daisy Chain. - Config Register IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_4_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_1_SELECT_INPUT for mode ALT4.

Table 303: Register: IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3

Offset 0x025c (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 304: Register IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad SD2_DATA3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: SD2_DATA3. 000: Select mux mode: ALT0 mux port: DAT3 of instance: esdhc2. 001: Select mux mode: ALT1 mux port: CTS of instance: uart3. 010: Select mux mode: ALT2 mux port: TXCAN of instance: can1. 011: Select mux mode: ALT3 mux port: CSI_D[7] of instance: ipu. 100: Select mux mode: ALT4 mux port: USBH2_DATA[2] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio2. NOTE: Pad SD2_DATA3 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_5_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_2_SELECT_INPUT for mode ALT4.

Table 305: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_CS0

Offset 0x0260 (IOMUXC_SW_MUX_CTL_PAD_ATA_CS0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 306: Register IOMUXC_SW_MUX_CTL_PAD_ATA_CS0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_CS0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_CS0. 000: Select mux mode: ALT0 mux port: CS0 of instance: ata. 001: Select mux mode: ALT1 mux port: SS3 of instance: cspi1. 011: Select mux mode: ALT3 mux port: DISPB_CS1 of instance: ipu. 101: Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[0] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX1_HMASTER_0 of instance: arm11p_top. NOTE: Pad ATA_CS0 is involved in Daisy Chain. - Config Register IOMUXC_CSPI1_IPP_IND_SS3_B_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_6_SELECT_INPUT for mode ALT5.

Table 307: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_CS1

Offset 0x0264 (IOMUXC_SW_MUX_CTL_PAD_ATA_CS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 308: Register IOMUXC_SW_MUX_CTL_PAD_ATA_CS1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_CS1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_CS1. 000: Select mux mode: ALT0 mux port: CS1 of instance: ata. 011: Select mux mode: ALT3 mux port: DISPB_CS2 of instance: ipu. 100: Select mux mode: ALT4 mux port: SS0 of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[1] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX1_HMASTER_1 of instance: arm11p_top. NOTE: Pad ATA_CS1 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_7_SELECT_INPUT for mode ALT5.

Table 309: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DIOR

Offset 0x0268 (IOMUXC_SW_MUX_CTL_PAD_ATA_DIOR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 310: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DIOR Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DIOR. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: ATA_DIOR. 000: Select mux mode: ALT0 mux port: DIOR of instance: ata. 001: Select mux mode: ALT1 mux port: DAT0 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DIR of instance: usb_top. 011: Select mux mode: ALT3 mux port: DISPB_BE0 of instance: ipu. 100: Select mux mode: ALT4 mux port: SS1 of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[2] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX1_HMASTER_2 of instance: arm11p_top. NOTE: Pad ATA_DIOR is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC3_IPP_DAT0_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_8_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DIR_SELECT_INPUT for mode ALT2.

Table 311: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DIOW

Offset 0x026c (IOMUXC_SW_MUX_CTL_PAD_ATA_DIOW) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 312: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DIOW Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DIOW. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: ATA_DIOW. 000: Select mux mode: ALT0 mux port: DIOW of instance: ata. 001: Select mux mode: ALT1 mux port: DAT1 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_STP of instance: usb_top. 011: Select mux mode: ALT3 mux port: DISPB_BE1 of instance: ipu. 100: Select mux mode: ALT4 mux port: MOSI of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[3] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX1_HMASTER_3 of instance: arm11p_top. NOTE: Pad ATA_DIOW is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC3_IPP_DAT1_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_9_SELECT_INPUT for mode ALT5.

Table 313: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DMACK

Offset 0x0270 (IOMUXC_SW_MUX_CTL_PAD_ATA_DMACK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 314: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DMACK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DMACK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: ATA_DMACK. 000: Select mux mode: ALT0 mux port: DMACK of instance: ata. 001: Select mux mode: ALT1 mux port: DAT2 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_NXT of instance: usb_top. 100: Select mux mode: ALT4 mux port: MISO of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[4] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX0_HMASTER_0 of instance: arm11p_top. NOTE: Pad ATA_DMACK is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC3_IPP_DAT2_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_10_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_NXT_SELECT_INPUT for mode ALT2.

Table 315: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_RESET_B

Offset 0x0274 (IOMUXC_SW_MUX_CTL_PAD_ATA_RESET_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 316: Register IOMUXC_SW_MUX_CTL_PAD_ATA_RESET_B Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_RESET_B. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: ATA_RESET_B. 000: Select mux mode: ALT0 mux port: RESET_B of instance: ata. 001: Select mux mode: ALT1 mux port: DAT3 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[0] of instance: usb_top. 011: Select mux mode: ALT3 mux port: DISPB_SD_D_O of instance: ipu. 100: Select mux mode: ALT4 mux port: RDY of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[5] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX0_HMASTER_1 of instance: arm11p_top. NOTE: Pad ATA_RESET_B is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC3_IPP_DAT3_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_11_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_0_SELECT_INPUT for mode ALT2.

Table 317: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_IORDY

Offset 0x0278 (IOMUXC_SW_MUX_CTL_PAD_ATA_IORDY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 318: Register IOMUXC_SW_MUX_CTL_PAD_ATA_IORDY Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_IORDY. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: ATA_IORDY. 000: Select mux mode: ALT0 mux port: IORDY of instance: ata. 001: Select mux mode: ALT1 mux port: DAT4 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[1] of instance: usb_top. 011: Select mux mode: ALT3 mux port: DISPB_SD_D_IO of instance: ipu. 100: Select mux mode: ALT4 mux port: DAT4 of instance: esdhc2. 101: Select mux mode: ALT5 mux port: GPIO[12] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[6] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX0_HMASTER_2 of instance: arm11p_top. NOTE: Pad ATA_IORDY is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_12_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_1_SELECT_INPUT for mode ALT2.

Table 319: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA0

Offset 0x027c (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 320: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: ATA_DATA0. 000: Select mux mode: ALT0 mux port: DATA[0] of instance: ata. 001: Select mux mode: ALT1 mux port: DAT5 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[2] of instance: usb_top. 011: Select mux mode: ALT3 mux port: DISPB_D12_VSYNC of instance: ipu. 100: Select mux mode: ALT4 mux port: DAT5 of instance: esdhc2. 101: Select mux mode: ALT5 mux port: GPIO[13] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[7] of instance: ipu. 111: Select mux mode: ALT7 mux port: MAX0_HMASTER_3 of instance: arm11p_top. NOTE: Pad ATA_DATA0 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_13_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_2_SELECT_INPUT for mode ALT2.

Table 321: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA1

Offset 0x0280 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 322: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: ATA_DATA1. 000: Select mux mode: ALT0 mux port: DATA[1] of instance: ata. 001: Select mux mode: ALT1 mux port: DAT6 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[3] of instance: usb_top. 011: Select mux mode: ALT3 mux port: DISPB_SD_CLK of instance: ipu. 100: Select mux mode: ALT4 mux port: DAT6 of instance: esdhc2. 101: Select mux mode: ALT5 mux port: GPIO[14] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[8] of instance: ipu. 111: Select mux mode: ALT7 mux port: TRACE[27] of instance: arm11p_top. NOTE: Pad ATA_DATA1 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_14_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_3_SELECT_INPUT for mode ALT2.

Table 323: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA2

Offset 0x0284 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 324: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: ATA_DATA2. 000: Select mux mode: ALT0 mux port: DATA[2] of instance: ata. 001: Select mux mode: ALT1 mux port: DAT7 of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[4] of instance: usb_top. 011: Select mux mode: ALT3 mux port: DISPB_SER_RS of instance: ipu. 100: Select mux mode: ALT4 mux port: DAT7 of instance: esdhc2. 101: Select mux mode: ALT5 mux port: GPIO[15] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[9] of instance: ipu. 111: Select mux mode: ALT7 mux port: TRACE[28] of instance: arm11p_top. NOTE: Pad ATA_DATA2 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_15_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_4_SELECT_INPUT for mode ALT2.

Table 325: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA3

Offset 0x0288 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 326: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: ATA_DATA3. 000: Select mux mode: ALT0 mux port: DATA[3] of instance: ata. 001: Select mux mode: ALT1 mux port: CLK of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[5] of instance: usb_top. 100: Select mux mode: ALT4 mux port: SCLK of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[16] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[10] of instance: ipu. 111: Select mux mode: ALT7 mux port: TRACE[29] of instance: arm11p_top. NOTE: Pad ATA_DATA3 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC3_IPP_CARD_CLK_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_16_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_5_SELECT_INPUT for mode ALT2.

Table 327: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA4

Offset 0x028c (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 328: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA4 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA4. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DATA4. 000: Select mux mode: ALT0 mux port: DATA[4] of instance: ata. 001: Select mux mode: ALT1 mux port: CMD of instance: esdhc3. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[6] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[17] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[11] of instance: ipu. 111: Select mux mode: ALT7 mux port: TRACE[30] of instance: arm11p_top. NOTE: Pad ATA_DATA4 is involved in Daisy Chain. - Config Register IOMUXC_ESDHC3_IPP_CMD_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_17_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_6_SELECT_INPUT for mode ALT2.

Table 329: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA5

Offset 0x0290 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 330: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA5 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA5. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: ATA_DATA5. 000: Select mux mode: ALT0 mux port: DATA[5] of instance: ata. 010: Select mux mode: ALT2 mux port: USBOTG_DATA[7] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[18] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[12] of instance: ipu. 111: Select mux mode: ALT7 mux port: TRACE[31] of instance: arm11p_top. NOTE: Pad ATA_DATA5 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_18_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_7_SELECT_INPUT for mode ALT2.

Table 331: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA6

Offset 0x0294 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 332: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA6 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA6. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DATA6. 000: Select mux mode: ALT0 mux port: DATA[6] of instance: ata. 001: Select mux mode: ALT1 mux port: TXCAN of instance: can1. 010: Select mux mode: ALT2 mux port: DTR of instance: uart1. 011: Select mux mode: ALT3 mux port: AUD6_TXD of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[19] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[13] of instance: ipu. NOTE: Pad ATA_DATA6 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_19_SELECT_INPUT for mode ALT5.

Table 333: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA7

Offset 0x0298 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 334: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA7 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA7. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DATA7. 000: Select mux mode: ALT0 mux port: DATA[7] of instance: ata. 001: Select mux mode: ALT1 mux port: RXCAN of instance: can1. 010: Select mux mode: ALT2 mux port: DSR of instance: uart1. 011: Select mux mode: ALT3 mux port: AUD6_RXD of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[20] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[14] of instance: ipu. NOTE: Pad ATA_DATA7 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_20_SELECT_INPUT for mode ALT5.

Table 335: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA8

Offset 0x029c (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 336: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA8 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA8. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DATA8. 000: Select mux mode: ALT0 mux port: DATA[8] of instance: ata. 001: Select mux mode: ALT1 mux port: RTS of instance: uart3. 010: Select mux mode: ALT2 mux port: RI of instance: uart1. 011: Select mux mode: ALT3 mux port: AUD6_TXC of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[21] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[15] of instance: ipu. NOTE: Pad ATA_DATA8 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_21_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT for mode ALT1.

Table 337: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA9

Offset 0x02a0 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 338: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA9 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA9. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DATA9. 000: Select mux mode: ALT0 mux port: DATA[9] of instance: ata. 001: Select mux mode: ALT1 mux port: CTS of instance: uart3. 010: Select mux mode: ALT2 mux port: DCD of instance: uart1. 011: Select mux mode: ALT3 mux port: AUD6_TXFS of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[22] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[16] of instance: ipu. NOTE: Pad ATA_DATA9 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_22_SELECT_INPUT for mode ALT5.

Table 339: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA10

Offset 0x02a4 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 340: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA10 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA10. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: ATA_DATA10. 000: Select mux mode: ALT0 mux port: DATA[10] of instance: ata. 001: Select mux mode: ALT1 mux port: RXD_MUX of instance: uart3. 011: Select mux mode: ALT3 mux port: AUD6_RXC of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[23] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[17] of instance: ipu. NOTE: Pad ATA_DATA10 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_23_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT1.

Table 341: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA11

Offset 0x02a8 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 342: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA11 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA11. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: ATA_DATA11. 000: Select mux mode: ALT0 mux port: DATA[11] of instance: ata. 001: Select mux mode: ALT1 mux port: TXD_MUX of instance: uart3. 011: Select mux mode: ALT3 mux port: AUD6_RXFS of instance: audmux. 101: Select mux mode: ALT5 mux port: GPIO[24] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[18] of instance: ipu. NOTE: Pad ATA_DATA11 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT3. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_24_SELECT_INPUT for mode ALT5.

Table 343: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA12

Offset 0x02ac (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 344: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA12 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA12. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: ATA_DATA12. 000: Select mux mode: ALT0 mux port: DATA[12] of instance: ata. 001: Select mux mode: ALT1 mux port: SCL of instance: i2c3. 101: Select mux mode: ALT5 mux port: GPIO[25] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[19] of instance: ipu. NOTE: Pad ATA_DATA12 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_25_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT for mode ALT1.

Table 345: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA13

Offset 0x02b0 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 346: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA13 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA13. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 4 iomux modes to be used for pad: ATA_DATA13. 000: Select mux mode: ALT0 mux port: DATA[13] of instance: ata. 001: Select mux mode: ALT1 mux port: SDA of instance: i2c3. 101: Select mux mode: ALT5 mux port: GPIO[26] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[20] of instance: ipu. NOTE: Pad ATA_DATA13 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_26_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT for mode ALT1.

Table 347: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA14

Offset 0x02b4 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 348: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA14 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA14. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: ATA_DATA14. 000: Select mux mode: ALT0 mux port: DATA[14] of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[0] of instance: ipu. 011: Select mux mode: ALT3 mux port: ROW[0] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[27] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[21] of instance: ipu. NOTE: Pad ATA_DATA14 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_27_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_0_SELECT_INPUT for mode ALT3.

Table 349: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DATA15

Offset 0x02b8 (IOMUXC_SW_MUX_CTL_PAD_ATA_DATA15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 350: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DATA15 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DATA15. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: ATA_DATA15. 000: Select mux mode: ALT0 mux port: DATA[15] of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[1] of instance: ipu. 011: Select mux mode: ALT3 mux port: ROW[1] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[28] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[22] of instance: ipu. NOTE: Pad ATA_DATA15 is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_28_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_1_SELECT_INPUT for mode ALT3.

Table 351: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_INTRQ

Offset 0x02bc (IOMUXC_SW_MUX_CTL_PAD_ATA_INTRQ) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 352: Register IOMUXC_SW_MUX_CTL_PAD_ATA_INTRQ Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_INTRQ. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: ATA_INTRQ. 000: Select mux mode: ALT0 mux port: INTRQ of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[2] of instance: ipu. 011: Select mux mode: ALT3 mux port: ROW[2] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[29] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[23] of instance: ipu. NOTE: Pad ATA_INTRQ is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_29_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_2_SELECT_INPUT for mode ALT3.

Table 353: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_BUFF_EN

Offset 0x02c0 (IOMUXC_SW_MUX_CTL_PAD_ATA_BUFF_EN) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 354: Register IOMUXC_SW_MUX_CTL_PAD_ATA_BUFF_EN Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_BUFF_EN. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: ATA_BUFF_EN. 000: Select mux mode: ALT0 mux port: BUFFER_EN of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[3] of instance: ipu. 011: Select mux mode: ALT3 mux port: ROW[3] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[30] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[24] of instance: ipu. NOTE: Pad ATA_BUFF_EN is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_30_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_3_SELECT_INPUT for mode ALT3.

Table 355: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DMARQ

Offset 0x02c4 (IOMUXC_SW_MUX_CTL_PAD_ATA_DMARQ) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 356: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DMARQ Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DMARQ. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DMARQ. 000: Select mux mode: ALT0 mux port: DMARQ of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[4] of instance: ipu. 011: Select mux mode: ALT3 mux port: COL[0] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[31] of instance: gpio2. 110: Select mux mode: ALT6 mux port: DIAGB[25] of instance: ipu. 111: Select mux mode: ALT7 mux port: CTI_TRIG_IN1_4 of instance: ect. NOTE: Pad ATA_DMARQ is involved in Daisy Chain. - Config Register IOMUXC_GPIO2_IPP_IND_G_IN_31_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_0_SELECT_INPUT for mode ALT3.

Table 357: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DA0

Offset 0x02c8 (IOMUXC_SW_MUX_CTL_PAD_ATA_DA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 358: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DA0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DA0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DA0. 000: Select mux mode: ALT0 mux port: DA_0 of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[5] of instance: ipu. 011: Select mux mode: ALT3 mux port: COL[1] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[0] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DIAGB[26] of instance: ipu. 111: Select mux mode: ALT7 mux port: CTI_TRIG_IN1_5 of instance: ect. NOTE: Pad ATA_DA0 is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_0_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_1_SELECT_INPUT for mode ALT3.

Table 359: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DA1

Offset 0x02cc (IOMUXC_SW_MUX_CTL_PAD_ATA_DA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 360: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DA1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DA1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DA1. 000: Select mux mode: ALT0 mux port: DA_1 of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[6] of instance: ipu. 011: Select mux mode: ALT3 mux port: COL[2] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[1] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DIAGB[27] of instance: ipu. 111: Select mux mode: ALT7 mux port: CTI_TRIG_IN1_6 of instance: ect. NOTE: Pad ATA_DA1 is involved in Daisy Chain. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_2_SELECT_INPUT for mode ALT3.

Table 361: Register: IOMUXC_SW_MUX_CTL_PAD_ATA_DA2

Offset 0x02d0 (IOMUXC_SW_MUX_CTL_PAD_ATA_DA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 362: Register IOMUXC_SW_MUX_CTL_PAD_ATA_DA2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad ATA_DA2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: ATA_DA2. 000: Select mux mode: ALT0 mux port: DA_2 of instance: ata. 001: Select mux mode: ALT1 mux port: CSI_D[7] of instance: ipu. 011: Select mux mode: ALT3 mux port: COL[3] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[2] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DIAGB[28] of instance: ipu. 111: Select mux mode: ALT7 mux port: CTI_TRIG_IN1_7 of instance: ect. NOTE: Pad ATA_DA2 is involved in Daisy Chain. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_3_SELECT_INPUT for mode ALT3.

Table 363: Register: IOMUXC_SW_MUX_CTL_PAD_MLB_CLK

Offset 0x02d4 (IOMUXC_SW_MUX_CTL_PAD_MLB_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 364: Register IOMUXC_SW_MUX_CTL_PAD_MLB_CLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad MLB_CLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: MLB_CLK. 000: Select mux mode: ALT0 mux port: MLBCLK of instance: mlb. 101: Select mux mode: ALT5 mux port: GPIO[3] of instance: gpio3.

Table 365: Register: IOMUXC_SW_MUX_CTL_PAD_MLB_DAT

Offset 0x02d8 (IOMUXC_SW_MUX_CTL_PAD_MLB_DAT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 366: Register IOMUXC_SW_MUX_CTL_PAD_MLB_DAT Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad MLB_DAT. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: MLB_DAT. 000: Select mux mode: ALT0 mux port: MLBDAT of instance: mlb. 101: Select mux mode: ALT5 mux port: GPIO[4] of instance: gpio3. NOTE: Pad MLB_DAT is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_4_SELECT_INPUT for mode ALT5.

Table 367: Register: IOMUXC_SW_MUX_CTL_PAD_MLB_SIG

Offset 0x02dc (IOMUXC_SW_MUX_CTL_PAD_MLB_SIG) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 368: Register IOMUXC_SW_MUX_CTL_PAD_MLB_SIG Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad MLB_SIG. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 2 iomux modes to be used for pad: MLB_SIG. 000: Select mux mode: ALT0 mux port: MLBSIG of instance: mlb. 101: Select mux mode: ALT5 mux port: GPIO[5] of instance: gpio3. NOTE: Pad MLB_SIG is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_5_SELECT_INPUT for mode ALT5.

Table 369: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_TX_CLK

Offset 0x02e0 (IOMUXC_SW_MUX_CTL_PAD_FEC_TX_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 370: Register IOMUXC_SW_MUX_CTL_PAD_FEC_TX_CLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_TX_CLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: FEC_TX_CLK. 000: Select mux mode: ALT0 mux port: TX_CLK of instance: fec. 001: Select mux mode: ALT1 mux port: DAT4 of instance: esdhc1. 010: Select mux mode: ALT2 mux port: RXD_MUX of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_DIR of instance: usb_top. 100: Select mux mode: ALT4 mux port: MOSI of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[6] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_D12_VSYNC of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[0] of instance: arm11p_top. NOTE: Pad FEC_TX_CLK is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC1_IPP_DAT4_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_6_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DIR_SELECT_INPUT for mode ALT3.

Table 371: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_RX_CLK

Offset 0x02e4 (IOMUXC_SW_MUX_CTL_PAD_FEC_RX_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 372: Register IOMUXC_SW_MUX_CTL_PAD_FEC_RX_CLK Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_RX_CLK. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: FEC_RX_CLK. 000: Select mux mode: ALT0 mux port: RX_CLK of instance: fec. 001: Select mux mode: ALT1 mux port: DAT5 of instance: esdhc1. 010: Select mux mode: ALT2 mux port: TXD_MUX of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_STP of instance: usb_top. 100: Select mux mode: ALT4 mux port: MISO of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[7] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_SD_D_I of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[1] of instance: arm11p_top. NOTE: Pad FEC_RX_CLK is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC1_IPP_DAT5_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_7_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT for mode ALT6.

Table 373: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_RX_DV

Offset 0x02e8 (IOMUXC_SW_MUX_CTL_PAD_FEC_RX_DV) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 374: Register IOMUXC_SW_MUX_CTL_PAD_FEC_RX_DV Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_RX_DV. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: FEC_RX_DV. 000: Select mux mode: ALT0 mux port: RX_DV of instance: fec. 001: Select mux mode: ALT1 mux port: DAT6 of instance: esdhc1. 010: Select mux mode: ALT2 mux port: RTS of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_NXT of instance: usb_top. 100: Select mux mode: ALT4 mux port: SCLK of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[8] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_SD_CLK of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[2] of instance: arm11p_top. NOTE: Pad FEC_RX_DV is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC1_IPP_DAT6_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_8_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_NXT_SELECT_INPUT for mode ALT3.

Table 375: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_COL

Offset 0x02ec (IOMUXC_SW_MUX_CTL_PAD_FEC_COL) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 376: Register IOMUXC_SW_MUX_CTL_PAD_FEC_COL Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_COL. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: FEC_COL. 000: Select mux mode: ALT0 mux port: COL of instance: fec. 001: Select mux mode: ALT1 mux port: DAT7 of instance: esdhc1. 010: Select mux mode: ALT2 mux port: CTS of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_DATA[0] of instance: usb_top. 100: Select mux mode: ALT4 mux port: RDY of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[9] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_SER_RS of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[3] of instance: arm11p_top. NOTE: Pad FEC_COL is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_ESDHC1_IPP_DAT7_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_9_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_0_SELECT_INPUT for mode ALT3.

Table 377: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA0

Offset 0x02f0 (IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 378: Register IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_RDATA0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: FEC_RDATA0. 000: Select mux mode: ALT0 mux port: RDATA[0] of instance: fec. 001: Select mux mode: ALT1 mux port: PWMO of instance: pwm. 010: Select mux mode: ALT2 mux port: DTR of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_DATA[1] of instance: usb_top. 100: Select mux mode: ALT4 mux port: SS0 of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[10] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_CS1 of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[4] of instance: arm11p_top. NOTE: Pad FEC_RDATA0 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_10_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_1_SELECT_INPUT for mode ALT3.

Table 379: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA0

Offset 0x02f4 (IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 380: Register IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA0 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_TDATA0. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 8 iomux modes to be used for pad: FEC_TDATA0. 111: Select mux mode: ALT7 mux port: EVNTBUS[5] of instance: arm11p_top. 000: Select mux mode: ALT0 mux port: TDATA[0] of instance: fec. 001: Select mux mode: ALT1 mux port: SPDIF_OUT1 of instance: spdif. 010: Select mux mode: ALT2 mux port: DSR of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_DATA[2] of instance: usb_top. 100: Select mux mode: ALT4 mux port: SS1 of instance: cspi2. 101: Select mux mode: ALT5 mux port: GPIO[11] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_CS0 of instance: ipu. NOTE: Pad FEC_TDATA0 is involved in Daisy Chain. - Config Register IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_11_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_2_SELECT_INPUT for mode ALT3.

Table 381: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_TX_EN

Offset 0x02f8 (IOMUXC_SW_MUX_CTL_PAD_FEC_TX_EN) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 382: Register IOMUXC_SW_MUX_CTL_PAD_FEC_TX_EN Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_TX_EN. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: FEC_TX_EN. 000: Select mux mode: ALT0 mux port: TX_EN of instance: fec. 001: Select mux mode: ALT1 mux port: SPDIF_IN1 of instance: spdif. 010: Select mux mode: ALT2 mux port: RI of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_DATA[3] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[12] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_PAR_RS of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[6] of instance: arm11p_top. NOTE: Pad FEC_TX_EN is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_12_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_3_SELECT_INPUT for mode ALT3.

Table 383: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_MDC

Offset 0x02fc (IOMUXC_SW_MUX_CTL_PAD_FEC_MDC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 384: Register IOMUXC_SW_MUX_CTL_PAD_FEC_MDC Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_MDC. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: FEC_MDC. 000: Select mux mode: ALT0 mux port: MDC of instance: fec. 001: Select mux mode: ALT1 mux port: TXCAN of instance: can2. 010: Select mux mode: ALT2 mux port: DCD of instance: uart3. 011: Select mux mode: ALT3 mux port: USBH2_DATA[4] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[13] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_WR of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[7] of instance: arm11p_top. NOTE: Pad FEC_MDC is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_13_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_4_SELECT_INPUT for mode ALT3.

Table 385: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO

Offset 0x0300 (IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 386: Register IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_MDIO. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: FEC_MDIO. 000: Select mux mode: ALT0 mux port: MDIO of instance: fec. 001: Select mux mode: ALT1 mux port: RXCAN of instance: can2. 011: Select mux mode: ALT3 mux port: USBH2_DATA[5] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[14] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_RD of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[8] of instance: arm11p_top. NOTE: Pad FEC_MDIO is involved in Daisy Chain. - Config Register IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_14_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_5_SELECT_INPUT for mode ALT3.

Table 387: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_TX_ERR

Offset 0x0304 (IOMUXC_SW_MUX_CTL_PAD_FEC_TX_ERR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 388: Register IOMUXC_SW_MUX_CTL_PAD_FEC_TX_ERR Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_TX_ERR. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: FEC_TX_ERR. 000: Select mux mode: ALT0 mux port: TX_ERR of instance: fec. 001: Select mux mode: ALT1 mux port: LINE of instance: owire. 010: Select mux mode: ALT2 mux port: SPDIF_EXTCLK of instance: spdif. 011: Select mux mode: ALT3 mux port: USBH2_DATA[6] of instance: usb_top. 101: Select mux mode: ALT5 mux port: GPIO[15] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_D0_VSYNC of instance: ipu. 111: Select mux mode: ALT7 mux port: EVNTBUS[9] of instance: arm11p_top. NOTE: Pad FEC_TX_ERR is involved in Daisy Chain. - Config Register IOMUXC_GPIO3_IPP_IND_G_IN_15_SELECT_INPUT for mode ALT5. - Config Register IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_OWIRE_BATTERY_LINE_IN_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_6_SELECT_INPUT for mode ALT3.

Table 389: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_RX_ERR

Offset 0x0308 (IOMUXC_SW_MUX_CTL_PAD_FEC_RX_ERR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 390: Register IOMUXC_SW_MUX_CTL_PAD_FEC_RX_ERR Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_RX_ERR. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: FEC_RX_ERR. 000: Select mux mode: ALT0 mux port: RX_ERR of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[0] of instance: ipu. 011: Select mux mode: ALT3 mux port: USBH2_DATA[7] of instance: usb_top. 100: Select mux mode: ALT4 mux port: COL[4] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[16] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_SD_D_IO of instance: ipu. NOTE: Pad FEC_RX_ERR is involved in Daisy Chain. - Config Register IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT for mode ALT6. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_4_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_7_SELECT_INPUT for mode ALT3.

Table 391: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_CRS

Offset 0x030c (IOMUXC_SW_MUX_CTL_PAD_FEC_CRS) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 392: Register IOMUXC_SW_MUX_CTL_PAD_FEC_CRS Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_CRS. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: FEC_CRS. 000: Select mux mode: ALT0 mux port: CRS of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[1] of instance: ipu. 011: Select mux mode: ALT3 mux port: USBH2_PWR of instance: usb_top. 100: Select mux mode: ALT4 mux port: COL[5] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[17] of instance: gpio3. 110: Select mux mode: ALT6 mux port: FLASH_STROBE of instance: ipu. NOTE: Pad FEC_CRS is involved in Daisy Chain. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT for mode ALT4.

Table 393: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA1

Offset 0x0310 (IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 394: Register IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_RDATA1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 7 iomux modes to be used for pad: FEC_RDATA1. 000: Select mux mode: ALT0 mux port: RDATA[1] of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[2] of instance: ipu. 010: Select mux mode: ALT2 mux port: AUD6_RXC of instance: audmux. 011: Select mux mode: ALT3 mux port: USBH2_OC of instance: usb_top. 100: Select mux mode: ALT4 mux port: COL[6] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[18] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_BE0 of instance: ipu. NOTE: Pad FEC_RDATA1 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT for mode ALT4. - Config Register IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT for mode ALT3.

Table 395: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA1

Offset 0x0314 (IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 396: Register IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA1 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_TDATA1. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 6 iomux modes to be used for pad: FEC_TDATA1. 000: Select mux mode: ALT0 mux port: TDATA[1] of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[3] of instance: ipu. 010: Select mux mode: ALT2 mux port: AUD6_RXFS of instance: audmux. 100: Select mux mode: ALT4 mux port: COL[7] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[19] of instance: gpio3. 110: Select mux mode: ALT6 mux port: DISPB_BE1 of instance: ipu. NOTE: Pad FEC_TDATA1 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT for mode ALT4.

Table 397: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA2

Offset 0x0318 (IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 398: Register IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_RDATA2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: FEC_RDATA2. 000: Select mux mode: ALT0 mux port: RDATA[2] of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[4] of instance: ipu. 010: Select mux mode: ALT2 mux port: AUD6_TXD of instance: audmux. 100: Select mux mode: ALT4 mux port: ROW[4] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[20] of instance: gpio3. NOTE: Pad FEC_RDATA2 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_4_SELECT_INPUT for mode ALT4.

Table 399: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA2

Offset 0x031c (IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 400: Register IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA2 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_TDATA2. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: FEC_TDATA2. 000: Select mux mode: ALT0 mux port: TDATA[2] of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[5] of instance: ipu. 010: Select mux mode: ALT2 mux port: AUD6_RXD of instance: audmux. 100: Select mux mode: ALT4 mux port: ROW[5] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[21] of instance: gpio3. NOTE: Pad FEC_TDATA2 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT for mode ALT4.

Table 401: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA3

Offset 0x0320 (IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 402: Register IOMUXC_SW_MUX_CTL_PAD_FEC_RDATA3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_RDATA3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: FEC_RDATA3. 000: Select mux mode: ALT0 mux port: RDATA[3] of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[6] of instance: ipu. 010: Select mux mode: ALT2 mux port: AUD6_TXC of instance: audmux. 100: Select mux mode: ALT4 mux port: ROW[6] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[22] of instance: gpio3. NOTE: Pad FEC_RDATA3 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT for mode ALT4.

Table 403: Register: IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA3

Offset 0x0324 (IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SION	0	MUX_MODE		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 404: Register IOMUXC_SW_MUX_CTL_PAD_FEC_TDATA3 Bits Description

Field	Description
31-5	Reserved
4 SION	Software Input On Field. Force the selected mux mode Input path no matter of MUX_MODE functionality. 1: Force input path of pad FEC_TDATA3. 0: Input Path is determined by functionality of the selected mux mode (regular).
3	Reserved
2-0 MUX_MODE	MUX Mode Select Field. Select 1 of 5 iomux modes to be used for pad: FEC_TDATA3. 000: Select mux mode: ALT0 mux port: TDATA[3] of instance: fec. 001: Select mux mode: ALT1 mux port: CSI_D[7] of instance: ipu. 010: Select mux mode: ALT2 mux port: AUD6_TXFS of instance: audmux. 100: Select mux mode: ALT4 mux port: ROW[7] of instance: kpp. 101: Select mux mode: ALT5 mux port: GPIO[23] of instance: gpio3. NOTE: Pad FEC_TDATA3 is involved in Daisy Chain. - Config Register IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT for mode ALT2. - Config Register IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT for mode ALT1. - Config Register IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT for mode ALT4.

Table 405: Register: IOMUXC_SW_PAD_CTL_PAD_CAPTURE

Offset 0x0328 (IOMUXC_SW_PAD_CTL_PAD_CAPTURE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 406: Register IOMUXC_SW_PAD_CTL_PAD_CAPTURE Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CAPTURE. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CAPTURE. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CAPTURE. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CAPTURE. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 407: Register: IOMUXC_SW_PAD_CTL_PAD_COMPARE

Offset 0x032c (IOMUXC_SW_PAD_CTL_PAD_COMPARE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0

Table 408: Register IOMUXC_SW_PAD_CTL_PAD_COMPARE Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: COMPARE. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: COMPARE. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: COMPARE. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: COMPARE. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 409: Register: IOMUXC_SW_PAD_CTL_PAD_WDOG_RST

Offset 0x0330 (IOMUXC_SW_PAD_CTL_PAD_WDOG_RST) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0

Table 410: Register IOMUXC_SW_PAD_CTL_PAD_WDOG_RST Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: WDOG_RST. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: WDOG_RST. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: WDOG_RST. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: WDOG_RST. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 411: Register: IOMUXC_SW_PAD_CTL_PAD_GPIO1_0

Offset 0x0334 (IOMUXC_SW_PAD_CTL_PAD_GPIO1_0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0

Table 412: Register IOMUXC_SW_PAD_CTL_PAD_GPIO1_0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: GPIO1_0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: GPIO1_0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: GPIO1_0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: GPIO1_0. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: GPIO1_0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 413: Register: IOMUXC_SW_PAD_CTL_PAD_GPIO1_1

Offset 0x0338 (IOMUXC_SW_PAD_CTL_PAD_GPIO1_1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0

Table 414: Register IOMUXC_SW_PAD_CTL_PAD_GPIO1_1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: GPIO1_1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: GPIO1_1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: GPIO1_1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: GPIO1_1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 415: Register: IOMUXC_SW_PAD_CTL_PAD_GPIO2_0

Offset 0x033c (IOMUXC_SW_PAD_CTL_PAD_GPIO2_0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0

Table 416: Register IOMUXC_SW_PAD_CTL_PAD_GPIO2_0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: GPIO2_0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: GPIO2_0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: GPIO2_0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: GPIO2_0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: GPIO2_0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 417: Register: IOMUXC_SW_PAD_CTL_PAD_GPIO3_0

Offset 0x0340 (IOMUXC_SW_PAD_CTL_PAD_GPIO3_0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0

Table 418: Register IOMUXC_SW_PAD_CTL_PAD_GPIO3_0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: GPIO3_0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: GPIO3_0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: GPIO3_0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: GPIO3_0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: GPIO3_0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 419: Register: IOMUXC_SW_PAD_CTL_PAD_RESET_IN_B

Offset 0x0344 (IOMUXC_SW_PAD_CTL_PAD_RESET_IN_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 420: Register IOMUXC_SW_PAD_CTL_PAD_RESET_IN_B Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: RESET_IN_B. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: RESET_IN_B. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 421: Register: IOMUXC_SW_PAD_CTL_PAD_POR_B

Offset 0x0348 (IOMUXC_SW_PAD_CTL_PAD_POR_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 422: Register IOMUXC_SW_PAD_CTL_PAD_POR_B Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: POR_B. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: POR_B. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 423: Register: IOMUXC_SW_PAD_CTL_PAD_CLKO

Offset 0x034c (IOMUXC_SW_PAD_CTL_PAD_CLKO) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	1

Table 424: Register IOMUXC_SW_PAD_CTL_PAD_CLKO Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CLKO. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CLKO. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: CLKO. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CLKO. 0: Slow Slew Rate 1: Fast Slew Rate

Table 425: Register: IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0

Offset 0x0350 (IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 426: Register IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: BOOT_MODE0. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: BOOT_MODE0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 427: Register: IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1

Offset 0x0354 (IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 428: Register IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: BOOT_MODE1. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: BOOT_MODE1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 429: Register: IOMUXC_SW_PAD_CTL_PAD_CLK_MODE0

Offset 0x0358 (IOMUXC_SW_PAD_CTL_PAD_CLK_MODE0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 430: Register IOMUXC_SW_PAD_CTL_PAD_CLK_MODE0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CLK_MODE0. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CLK_MODE0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 431: Register: IOMUXC_SW_PAD_CTL_PAD_CLK_MODE1

Offset 0x035c (IOMUXC_SW_PAD_CTL_PAD_CLK_MODE1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 432: Register IOMUXC_SW_PAD_CTL_PAD_CLK_MODE1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CLK_MODE1. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CLK_MODE1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 433: Register: IOMUXC_SW_PAD_CTL_PAD_POWER_FAIL

Offset 0x0360 (IOMUXC_SW_PAD_CTL_PAD_POWER_FAIL) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 434: Register IOMUXC_SW_PAD_CTL_PAD_POWER_FAIL Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: POWER_FAIL. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: POWER_FAIL. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 435: Register: IOMUXC_SW_PAD_CTL_PAD_VSTBY

Offset 0x0364 (IOMUXC_SW_PAD_CTL_PAD_VSTBY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 436: Register IOMUXC_SW_PAD_CTL_PAD_VSTBY Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: VSTBY. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: VSTBY. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: VSTBY. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 437: Register: IOMUXC_SW_PAD_CTL_PAD_A0

Offset 0x0368 (IOMUXC_SW_PAD_CTL_PAD_A0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 438: Register IOMUXC_SW_PAD_CTL_PAD_A0 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A0. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 439: Register: IOMUXC_SW_PAD_CTL_PAD_A1

Offset 0x036c (IOMUXC_SW_PAD_CTL_PAD_A1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 440: Register IOMUXC_SW_PAD_CTL_PAD_A1 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A1. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 441: Register: IOMUXC_SW_PAD_CTL_PAD_A2

Offset 0x0370 (IOMUXC_SW_PAD_CTL_PAD_A2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 442: Register IOMUXC_SW_PAD_CTL_PAD_A2 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A2. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 443: Register: IOMUXC_SW_PAD_CTL_PAD_A3

Offset 0x0374 (IOMUXC_SW_PAD_CTL_PAD_A3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 444: Register IOMUXC_SW_PAD_CTL_PAD_A3 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A3. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 445: Register: IOMUXC_SW_PAD_CTL_PAD_A4

Offset 0x0378 (IOMUXC_SW_PAD_CTL_PAD_A4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 446: Register IOMUXC_SW_PAD_CTL_PAD_A4 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A4. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 447: Register: IOMUXC_SW_PAD_CTL_PAD_A5

Offset 0x037c (IOMUXC_SW_PAD_CTL_PAD_A5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 448: Register IOMUXC_SW_PAD_CTL_PAD_A5 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A5. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 449: Register: IOMUXC_SW_PAD_CTL_PAD_A6

Offset 0x0380 (IOMUXC_SW_PAD_CTL_PAD_A6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 450: Register IOMUXC_SW_PAD_CTL_PAD_A6 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A6. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A6. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 451: Register: IOMUXC_SW_PAD_CTL_PAD_A7

Offset 0x0384 (IOMUXC_SW_PAD_CTL_PAD_A7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 452: Register IOMUXC_SW_PAD_CTL_PAD_A7 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A7. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A7. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 453: Register: IOMUXC_SW_PAD_CTL_PAD_A8

Offset 0x0388 (IOMUXC_SW_PAD_CTL_PAD_A8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 454: Register IOMUXC_SW_PAD_CTL_PAD_A8 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A8. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A8. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 455: Register: IOMUXC_SW_PAD_CTL_PAD_A9

Offset 0x038c (IOMUXC_SW_PAD_CTL_PAD_A9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 456: Register IOMUXC_SW_PAD_CTL_PAD_A9 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A9. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A9. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 457: Register: IOMUXC_SW_PAD_CTL_PAD_A10

Offset 0x0390 (IOMUXC_SW_PAD_CTL_PAD_A10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	0	0	0	1	0

Table 458: Register IOMUXC_SW_PAD_CTL_PAD_A10 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A10. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: A10. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: A10. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A10. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 459: Register: IOMUXC_SW_PAD_CTL_PAD_MA10

Offset 0x0394 (IOMUXC_SW_PAD_CTL_PAD_MA10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 460: Register IOMUXC_SW_PAD_CTL_PAD_MA10 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: MA10. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 461: Register: IOMUXC_SW_PAD_CTL_PAD_A11

Offset 0x0398 (IOMUXC_SW_PAD_CTL_PAD_A11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 462: Register IOMUXC_SW_PAD_CTL_PAD_A11 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A11. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A11. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 463: Register: IOMUXC_SW_PAD_CTL_PAD_A12

Offset 0x039c (IOMUXC_SW_PAD_CTL_PAD_A12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 464: Register IOMUXC_SW_PAD_CTL_PAD_A12 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A12. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A12. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 465: Register: IOMUXC_SW_PAD_CTL_PAD_A13

Offset 0x03a0 (IOMUXC_SW_PAD_CTL_PAD_A13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 466: Register IOMUXC_SW_PAD_CTL_PAD_A13 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: A13. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A13. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 467: Register: IOMUXC_SW_PAD_CTL_PAD_A14

Offset 0x03a4 (IOMUXC_SW_PAD_CTL_PAD_A14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	0	0	0	1	0

Table 468: Register IOMUXC_SW_PAD_CTL_PAD_A14 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A14. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: A14. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: A14. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A14. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 469: Register: IOMUXC_SW_PAD_CTL_PAD_A15

Offset 0x03a8 (IOMUXC_SW_PAD_CTL_PAD_A15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	0	0	0	1	0

Table 470: Register IOMUXC_SW_PAD_CTL_PAD_A15 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A15. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: A15. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: A15. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A15. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 471: Register: IOMUXC_SW_PAD_CTL_PAD_A16

Offset 0x03ac (IOMUXC_SW_PAD_CTL_PAD_A16) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 472: Register IOMUXC_SW_PAD_CTL_PAD_A16 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A16. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A16. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 473: Register: IOMUXC_SW_PAD_CTL_PAD_A17

Offset 0x03b0 (IOMUXC_SW_PAD_CTL_PAD_A17) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 474: Register IOMUXC_SW_PAD_CTL_PAD_A17 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A17. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A17. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 475: Register: IOMUXC_SW_PAD_CTL_PAD_A18

Offset 0x03b4 (IOMUXC_SW_PAD_CTL_PAD_A18) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 476: Register IOMUXC_SW_PAD_CTL_PAD_A18 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A18. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A18. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 477: Register: IOMUXC_SW_PAD_CTL_PAD_A19

Offset 0x03b8 (IOMUXC_SW_PAD_CTL_PAD_A19) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 478: Register IOMUXC_SW_PAD_CTL_PAD_A19 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A19. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A19. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 479: Register: IOMUXC_SW_PAD_CTL_PAD_A20

Offset 0x03bc (IOMUXC_SW_PAD_CTL_PAD_A20) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 480: Register IOMUXC_SW_PAD_CTL_PAD_A20 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A20. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A20. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 481: Register: IOMUXC_SW_PAD_CTL_PAD_A21

Offset 0x03c0 (IOMUXC_SW_PAD_CTL_PAD_A21) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 482: Register IOMUXC_SW_PAD_CTL_PAD_A21 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A21. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A21. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 483: Register: IOMUXC_SW_PAD_CTL_PAD_A22

Offset 0x03c4 (IOMUXC_SW_PAD_CTL_PAD_A22) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 484: Register IOMUXC_SW_PAD_CTL_PAD_A22 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A22. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A22. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 485: Register: IOMUXC_SW_PAD_CTL_PAD_A23

Offset 0x03c8 (IOMUXC_SW_PAD_CTL_PAD_A23) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 486: Register IOMUXC_SW_PAD_CTL_PAD_A23 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A23. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A23. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 487: Register: IOMUXC_SW_PAD_CTL_PAD_A24

Offset 0x03cc (IOMUXC_SW_PAD_CTL_PAD_A24) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 488: Register IOMUXC_SW_PAD_CTL_PAD_A24 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A24. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A24. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 489: Register: IOMUXC_SW_PAD_CTL_PAD_A25

Offset 0x03d0 (IOMUXC_SW_PAD_CTL_PAD_A25) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 490: Register IOMUXC_SW_PAD_CTL_PAD_A25 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: A25. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: A25. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 491: Register: IOMUXC_SW_PAD_CTL_PAD_SDBA1

Offset 0x03d4 (IOMUXC_SW_PAD_CTL_PAD_SDBA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 492: Register IOMUXC_SW_PAD_CTL_PAD_SDBA1 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDBA1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 493: Register: IOMUXC_SW_PAD_CTL_PAD_SDBA0

Offset 0x03d8 (IOMUXC_SW_PAD_CTL_PAD_SDBA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 494: Register IOMUXC_SW_PAD_CTL_PAD_SDBA0 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDBA0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 495: Register: IOMUXC_SW_PAD_CTL_PAD_SD0

Offset 0x03dc (IOMUXC_SW_PAD_CTL_PAD_SD0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 496: Register IOMUXC_SW_PAD_CTL_PAD_SD0 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD0. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 497: Register: IOMUXC_SW_PAD_CTL_PAD_SD1

Offset 0x03e0 (IOMUXC_SW_PAD_CTL_PAD_SD1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 498: Register IOMUXC_SW_PAD_CTL_PAD_SD1 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD1. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 499: Register: IOMUXC_SW_PAD_CTL_PAD_SD2

Offset 0x03e4 (IOMUXC_SW_PAD_CTL_PAD_SD2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 500: Register IOMUXC_SW_PAD_CTL_PAD_SD2 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD2. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 501: Register: IOMUXC_SW_PAD_CTL_PAD_SD3

Offset 0x03e8 (IOMUXC_SW_PAD_CTL_PAD_SD3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 502: Register IOMUXC_SW_PAD_CTL_PAD_SD3 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD3. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 503: Register: IOMUXC_SW_PAD_CTL_PAD_SD4

Offset 0x03ec (IOMUXC_SW_PAD_CTL_PAD_SD4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 504: Register IOMUXC_SW_PAD_CTL_PAD_SD4 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD4. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 505: Register: IOMUXC_SW_PAD_CTL_PAD_SD5

Offset 0x03f0 (IOMUXC_SW_PAD_CTL_PAD_SD5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 506: Register IOMUXC_SW_PAD_CTL_PAD_SD5 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD5. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 507: Register: IOMUXC_SW_PAD_CTL_PAD_SD6

Offset 0x03f4 (IOMUXC_SW_PAD_CTL_PAD_SD6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 508: Register IOMUXC_SW_PAD_CTL_PAD_SD6 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD6. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD6. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 509: Register: IOMUXC_SW_PAD_CTL_PAD_SD7

Offset 0x03f8 (IOMUXC_SW_PAD_CTL_PAD_SD7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 510: Register IOMUXC_SW_PAD_CTL_PAD_SD7 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD7. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD7. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 511: Register: IOMUXC_SW_PAD_CTL_PAD_SD8

Offset 0x03fc (IOMUXC_SW_PAD_CTL_PAD_SD8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 512: Register IOMUXC_SW_PAD_CTL_PAD_SD8 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD8. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD8. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 513: Register: IOMUXC_SW_PAD_CTL_PAD_SD9

Offset 0x0400 (IOMUXC_SW_PAD_CTL_PAD_SD9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 514: Register IOMUXC_SW_PAD_CTL_PAD_SD9 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD9. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD9. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 515: Register: IOMUXC_SW_PAD_CTL_PAD_SD10

Offset 0x0404 (IOMUXC_SW_PAD_CTL_PAD_SD10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 516: Register IOMUXC_SW_PAD_CTL_PAD_SD10 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD10. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD10. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 517: Register: IOMUXC_SW_PAD_CTL_PAD_SD11

Offset 0x0408 (IOMUXC_SW_PAD_CTL_PAD_SD11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 518: Register IOMUXC_SW_PAD_CTL_PAD_SD11 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD11. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD11. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 519: Register: IOMUXC_SW_PAD_CTL_PAD_SD12

Offset 0x040c (IOMUXC_SW_PAD_CTL_PAD_SD12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 520: Register IOMUXC_SW_PAD_CTL_PAD_SD12 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD12. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD12. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 521: Register: IOMUXC_SW_PAD_CTL_PAD_SD13

Offset 0x0410 (IOMUXC_SW_PAD_CTL_PAD_SD13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 522: Register IOMUXC_SW_PAD_CTL_PAD_SD13 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD13. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD13. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 523: Register: IOMUXC_SW_PAD_CTL_PAD_SD14

Offset 0x0414 (IOMUXC_SW_PAD_CTL_PAD_SD14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 524: Register IOMUXC_SW_PAD_CTL_PAD_SD14 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD14. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD14. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 525: Register: IOMUXC_SW_PAD_CTL_PAD_SD15

Offset 0x0418 (IOMUXC_SW_PAD_CTL_PAD_SD15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 526: Register IOMUXC_SW_PAD_CTL_PAD_SD15 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD15. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD15. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 527: Register: IOMUXC_SW_PAD_CTL_PAD_SD16

Offset 0x041c (IOMUXC_SW_PAD_CTL_PAD_SD16) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 528: Register IOMUXC_SW_PAD_CTL_PAD_SD16 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD16. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD16. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 529: Register: IOMUXC_SW_PAD_CTL_PAD_SD17

Offset 0x0420 (IOMUXC_SW_PAD_CTL_PAD_SD17) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 530: Register IOMUXC_SW_PAD_CTL_PAD_SD17 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD17. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD17. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 531: Register: IOMUXC_SW_PAD_CTL_PAD_SD18

Offset 0x0424 (IOMUXC_SW_PAD_CTL_PAD_SD18) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 532: Register IOMUXC_SW_PAD_CTL_PAD_SD18 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD18. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD18. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 533: Register: IOMUXC_SW_PAD_CTL_PAD_SD19

Offset 0x0428 (IOMUXC_SW_PAD_CTL_PAD_SD19) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 534: Register IOMUXC_SW_PAD_CTL_PAD_SD19 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD19. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD19. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 535: Register: IOMUXC_SW_PAD_CTL_PAD_SD20

Offset 0x042c (IOMUXC_SW_PAD_CTL_PAD_SD20) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 536: Register IOMUXC_SW_PAD_CTL_PAD_SD20 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD20. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD20. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 537: Register: IOMUXC_SW_PAD_CTL_PAD_SD21

Offset 0x0430 (IOMUXC_SW_PAD_CTL_PAD_SD21) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 538: Register IOMUXC_SW_PAD_CTL_PAD_SD21 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD21. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD21. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 539: Register: IOMUXC_SW_PAD_CTL_PAD_SD22

Offset 0x0434 (IOMUXC_SW_PAD_CTL_PAD_SD22) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 540: Register IOMUXC_SW_PAD_CTL_PAD_SD22 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD22. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD22. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 541: Register: IOMUXC_SW_PAD_CTL_PAD_SD23

Offset 0x0438 (IOMUXC_SW_PAD_CTL_PAD_SD23) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 542: Register IOMUXC_SW_PAD_CTL_PAD_SD23 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD23. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD23. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 543: Register: IOMUXC_SW_PAD_CTL_PAD_SD24

Offset 0x043c (IOMUXC_SW_PAD_CTL_PAD_SD24) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 544: Register IOMUXC_SW_PAD_CTL_PAD_SD24 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD24. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD24. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 545: Register: IOMUXC_SW_PAD_CTL_PAD_SD25

Offset 0x0440 (IOMUXC_SW_PAD_CTL_PAD_SD25) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 546: Register IOMUXC_SW_PAD_CTL_PAD_SD25 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD25. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD25. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 547: Register: IOMUXC_SW_PAD_CTL_PAD_SD26

Offset 0x0444 (IOMUXC_SW_PAD_CTL_PAD_SD26) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 548: Register IOMUXC_SW_PAD_CTL_PAD_SD26 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD26. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD26. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 549: Register: IOMUXC_SW_PAD_CTL_PAD_SD27

Offset 0x0448 (IOMUXC_SW_PAD_CTL_PAD_SD27) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 550: Register IOMUXC_SW_PAD_CTL_PAD_SD27 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD27. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD27. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 551: Register: IOMUXC_SW_PAD_CTL_PAD_SD28

Offset 0x044c (IOMUXC_SW_PAD_CTL_PAD_SD28) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 552: Register IOMUXC_SW_PAD_CTL_PAD_SD28 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD28. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD28. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 553: Register: IOMUXC_SW_PAD_CTL_PAD_SD29

Offset 0x0450 (IOMUXC_SW_PAD_CTL_PAD_SD29) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 554: Register IOMUXC_SW_PAD_CTL_PAD_SD29 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD29. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD29. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 555: Register: IOMUXC_SW_PAD_CTL_PAD_SD30

Offset 0x0454 (IOMUXC_SW_PAD_CTL_PAD_SD30) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 556: Register IOMUXC_SW_PAD_CTL_PAD_SD30 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD30. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD30. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 557: Register: IOMUXC_SW_PAD_CTL_PAD_SD31

Offset 0x0458 (IOMUXC_SW_PAD_CTL_PAD_SD31) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 558: Register IOMUXC_SW_PAD_CTL_PAD_SD31 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SD31. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD31. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 559: Register: IOMUXC_SW_PAD_CTL_PAD_DQM0

Offset 0x045c (IOMUXC_SW_PAD_CTL_PAD_DQM0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 560: Register IOMUXC_SW_PAD_CTL_PAD_DQM0 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: DQM0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 561: Register: IOMUXC_SW_PAD_CTL_PAD_DQM1

Offset 0x0460 (IOMUXC_SW_PAD_CTL_PAD_DQM1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 562: Register IOMUXC_SW_PAD_CTL_PAD_DQM1 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: DQM1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 563: Register: IOMUXC_SW_PAD_CTL_PAD_DQM2

Offset 0x0464 (IOMUXC_SW_PAD_CTL_PAD_DQM2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 564: Register IOMUXC_SW_PAD_CTL_PAD_DQM2 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: DQM2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 565: Register: IOMUXC_SW_PAD_CTL_PAD_DQM3

Offset 0x0468 (IOMUXC_SW_PAD_CTL_PAD_DQM3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 566: Register IOMUXC_SW_PAD_CTL_PAD_DQM3 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: DQM3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 567: Register: IOMUXC_SW_PAD_CTL_PAD_EB0

Offset 0x046c (IOMUXC_SW_PAD_CTL_PAD_EB0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 568: Register IOMUXC_SW_PAD_CTL_PAD_EB0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: EB0. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: EB0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 569: Register: IOMUXC_SW_PAD_CTL_PAD_EB1

Offset 0x0470 (IOMUXC_SW_PAD_CTL_PAD_EB1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 570: Register IOMUXC_SW_PAD_CTL_PAD_EB1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: EB1. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: EB1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 571: Register: IOMUXC_SW_PAD_CTL_PAD_OE

Offset 0x0474 (IOMUXC_SW_PAD_CTL_PAD_OE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 572: Register IOMUXC_SW_PAD_CTL_PAD_OE Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: OE. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: OE. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 573: Register: IOMUXC_SW_PAD_CTL_PAD_CS0

Offset 0x0478 (IOMUXC_SW_PAD_CTL_PAD_CS0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 574: Register IOMUXC_SW_PAD_CTL_PAD_CS0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CS0. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CS0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 575: Register: IOMUXC_SW_PAD_CTL_PAD_CS1

Offset 0x047c (IOMUXC_SW_PAD_CTL_PAD_CS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 576: Register IOMUXC_SW_PAD_CTL_PAD_CS1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CS1. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CS1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 577: Register: IOMUXC_SW_PAD_CTL_PAD_CS2

Offset 0x0480 (IOMUXC_SW_PAD_CTL_PAD_CS2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 578: Register IOMUXC_SW_PAD_CTL_PAD_CS2 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CS2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 579: Register: IOMUXC_SW_PAD_CTL_PAD_CS3

Offset 0x0484 (IOMUXC_SW_PAD_CTL_PAD_CS3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 580: Register IOMUXC_SW_PAD_CTL_PAD_CS3 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CS3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 581: Register: IOMUXC_SW_PAD_CTL_PAD_CS4

Offset 0x0488 (IOMUXC_SW_PAD_CTL_PAD_CS4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	1

Table 582: Register IOMUXC_SW_PAD_CTL_PAD_CS4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CS4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CS4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CS4. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CS4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CS4. 0: Slow Slew Rate 1: Fast Slew Rate

Table 583: Register: IOMUXC_SW_PAD_CTL_PAD_CS5

Offset 0x048c (IOMUXC_SW_PAD_CTL_PAD_CS5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	1

Table 584: Register IOMUXC_SW_PAD_CTL_PAD_CS5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CS5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CS5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CS5. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CS5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CS5. 0: Slow Slew Rate 1: Fast Slew Rate

Table 585: Register: IOMUXC_SW_PAD_CTL_PAD_NF_CE0

Offset 0x0490 (IOMUXC_SW_PAD_CTL_PAD_NF_CE0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 586: Register IOMUXC_SW_PAD_CTL_PAD_NF_CE0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: NF_CE0. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: NF_CE0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: NF_CE0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: NF_CE0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 587: Register: IOMUXC_SW_PAD_CTL_PAD_ECB

Offset 0x0494 (IOMUXC_SW_PAD_CTL_PAD_ECB) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 588: Register IOMUXC_SW_PAD_CTL_PAD_ECB Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ECB. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ECB. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: ECB. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: ECB. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 589: Register: IOMUXC_SW_PAD_CTL_PAD_LBA

Offset 0x0498 (IOMUXC_SW_PAD_CTL_PAD_LBA) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 590: Register IOMUXC_SW_PAD_CTL_PAD_LBA Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LBA. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LBA. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 591: Register: IOMUXC_SW_PAD_CTL_PAD_BCLK

Offset 0x049c (IOMUXC_SW_PAD_CTL_PAD_BCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 592: Register IOMUXC_SW_PAD_CTL_PAD_BCLK Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: BCLK. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: BCLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 593: Register: IOMUXC_SW_PAD_CTL_PAD_RW

Offset 0x04a0 (IOMUXC_SW_PAD_CTL_PAD_RW) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 594: Register IOMUXC_SW_PAD_CTL_PAD_RW Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: RW. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: RW. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 595: Register: IOMUXC_SW_PAD_CTL_PAD_RAS

Offset 0x04a4 (IOMUXC_SW_PAD_CTL_PAD_RAS) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 596: Register IOMUXC_SW_PAD_CTL_PAD_RAS Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: RAS. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 597: Register: IOMUXC_SW_PAD_CTL_PAD_CAS

Offset 0x04a8 (IOMUXC_SW_PAD_CTL_PAD_CAS) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 598: Register IOMUXC_SW_PAD_CTL_PAD_CAS Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CAS. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 599: Register: IOMUXC_SW_PAD_CTL_PAD_SDWE

Offset 0x04ac (IOMUXC_SW_PAD_CTL_PAD_SDWE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 600: Register IOMUXC_SW_PAD_CTL_PAD_SDWE Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDWE. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 601: Register: IOMUXC_SW_PAD_CTL_PAD_SDCKE0

Offset 0x04b0 (IOMUXC_SW_PAD_CTL_PAD_SDCKE0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 602: Register IOMUXC_SW_PAD_CTL_PAD_SDCKE0 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDCKE0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 603: Register: IOMUXC_SW_PAD_CTL_PAD_SDCKE1

Offset 0x04b4 (IOMUXC_SW_PAD_CTL_PAD_SDCKE1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 604: Register IOMUXC_SW_PAD_CTL_PAD_SDCKE1 Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDCKE1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 605: Register: IOMUXC_SW_PAD_CTL_PAD_SDCLK

Offset 0x04b8 (IOMUXC_SW_PAD_CTL_PAD_SDCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 606: Register IOMUXC_SW_PAD_CTL_PAD_SDCLK Bits Description

Field	Description
31-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDCLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 607: Register: IOMUXC_SW_PAD_CTL_PAD_SDQS0

Offset 0x04bc (IOMUXC_SW_PAD_CTL_PAD_SDQS0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 608: Register IOMUXC_SW_PAD_CTL_PAD_SDQS0 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SDQS0. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDQS0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 609: Register: IOMUXC_SW_PAD_CTL_PAD_SDQS1

Offset 0x04c0 (IOMUXC_SW_PAD_CTL_PAD_SDQS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 610: Register IOMUXC_SW_PAD_CTL_PAD_SDQS1 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SDQS1. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDQS1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 611: Register: IOMUXC_SW_PAD_CTL_PAD_SDQS2

Offset 0x04c4 (IOMUXC_SW_PAD_CTL_PAD_SDQS2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 612: Register IOMUXC_SW_PAD_CTL_PAD_SDQS2 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SDQS2. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDQS2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 613: Register: IOMUXC_SW_PAD_CTL_PAD_SDQS3

Offset 0x04c8 (IOMUXC_SW_PAD_CTL_PAD_SDQS3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PKE	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 614: Register IOMUXC_SW_PAD_CTL_PAD_SDQS3 Bits Description

Field	Description
31-8	Reserved
7 PKE	Pull / Keep Enable Field Select one out of next values for pad: SDQS3. 0: Pull/Keeper Disabled 1: Keeper Enabled
6-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SDQS3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 615: Register: IOMUXC_SW_PAD_CTL_PAD_NFWE_B

Offset 0x04cc (IOMUXC_SW_PAD_CTL_PAD_NFWE_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 616: Register IOMUXC_SW_PAD_CTL_PAD_NFWE_B Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: NFWE_B. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: NFWE_B. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: NFWE_B. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: NFWE_B. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: NFWE_B. 0: Slow Slew Rate 1: Fast Slew Rate

Table 617: Register: IOMUXC_SW_PAD_CTL_PAD_NFRE_B

Offset 0x04d0 (IOMUXC_SW_PAD_CTL_PAD_NFRE_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 618: Register IOMUXC_SW_PAD_CTL_PAD_NFRE_B Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: NFRE_B. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: NFRE_B. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: NFRE_B. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: NFRE_B. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: NFRE_B. 0: Slow Slew Rate 1: Fast Slew Rate

Table 619: Register: IOMUXC_SW_PAD_CTL_PAD_NFALE

Offset 0x04d4 (IOMUXC_SW_PAD_CTL_PAD_NFALE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 620: Register IOMUXC_SW_PAD_CTL_PAD_NFALE Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: NFALE. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: NFALE. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: NFALE. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: NFALE. 0: Slow Slew Rate 1: Fast Slew Rate

Table 621: Register: IOMUXC_SW_PAD_CTL_PAD_NFCLE

Offset 0x04d8 (IOMUXC_SW_PAD_CTL_PAD_NFCLE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 622: Register IOMUXC_SW_PAD_CTL_PAD_NFCLE Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: NFCLE. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: NFCLE. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: NFCLE. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: NFCLE. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: NFCLE. 0: Slow Slew Rate 1: Fast Slew Rate

Table 623: Register: IOMUXC_SW_PAD_CTL_PAD_NFWP_B

Offset 0x04dc (IOMUXC_SW_PAD_CTL_PAD_NFWP_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 624: Register IOMUXC_SW_PAD_CTL_PAD_NFWP_B Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: NFWP_B. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: NFWP_B. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: NFWP_B. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: NFWP_B. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: NFWP_B. 0: Slow Slew Rate 1: Fast Slew Rate

Table 625: Register: IOMUXC_SW_PAD_CTL_PAD_NFRB

Offset 0x04e0 (IOMUXC_SW_PAD_CTL_PAD_NFRB) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 626: Register IOMUXC_SW_PAD_CTL_PAD_NFRB Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: NFRB. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: NFRB. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: NFRB. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: NFRB. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: NFRB. 0: Slow Slew Rate 1: Fast Slew Rate

Table 627: Register: IOMUXC_SW_PAD_CTL_PAD_D15

Offset 0x04e4 (IOMUXC_SW_PAD_CTL_PAD_D15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 628: Register IOMUXC_SW_PAD_CTL_PAD_D15 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D15. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D15. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D15. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D15. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 629: Register: IOMUXC_SW_PAD_CTL_PAD_D14

Offset 0x04e8 (IOMUXC_SW_PAD_CTL_PAD_D14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 630: Register IOMUXC_SW_PAD_CTL_PAD_D14 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D14. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D14. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D14. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D14. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 631: Register: IOMUXC_SW_PAD_CTL_PAD_D13

Offset 0x04ec (IOMUXC_SW_PAD_CTL_PAD_D13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 632: Register IOMUXC_SW_PAD_CTL_PAD_D13 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D13. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D13. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D13. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D13. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 633: Register: IOMUXC_SW_PAD_CTL_PAD_D12

Offset 0x04f0 (IOMUXC_SW_PAD_CTL_PAD_D12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 634: Register IOMUXC_SW_PAD_CTL_PAD_D12 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D12. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D12. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D12. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D12. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 635: Register: IOMUXC_SW_PAD_CTL_PAD_D11

Offset 0x04f4 (IOMUXC_SW_PAD_CTL_PAD_D11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 636: Register IOMUXC_SW_PAD_CTL_PAD_D11 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D11. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D11. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D11. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D11. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 637: Register: IOMUXC_SW_PAD_CTL_PAD_D10

Offset 0x04f8 (IOMUXC_SW_PAD_CTL_PAD_D10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 638: Register IOMUXC_SW_PAD_CTL_PAD_D10 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D10. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D10. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D10. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D10. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 639: Register: IOMUXC_SW_PAD_CTL_PAD_D9

Offset 0x04fc (IOMUXC_SW_PAD_CTL_PAD_D9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 640: Register IOMUXC_SW_PAD_CTL_PAD_D9 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D9. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D9. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D9. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D9. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 641: Register: IOMUXC_SW_PAD_CTL_PAD_D8

Offset 0x0500 (IOMUXC_SW_PAD_CTL_PAD_D8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 642: Register IOMUXC_SW_PAD_CTL_PAD_D8 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D8. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D8. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D8. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D8. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 643: Register: IOMUXC_SW_PAD_CTL_PAD_D7

Offset 0x0504 (IOMUXC_SW_PAD_CTL_PAD_D7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 644: Register IOMUXC_SW_PAD_CTL_PAD_D7 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D7. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D7. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D7. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D7. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 645: Register: IOMUXC_SW_PAD_CTL_PAD_D6

Offset 0x0508 (IOMUXC_SW_PAD_CTL_PAD_D6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 646: Register IOMUXC_SW_PAD_CTL_PAD_D6 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D6. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D6. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D6. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D6. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 647: Register: IOMUXC_SW_PAD_CTL_PAD_D5

Offset 0x050c (IOMUXC_SW_PAD_CTL_PAD_D5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 648: Register IOMUXC_SW_PAD_CTL_PAD_D5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D5. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 649: Register: IOMUXC_SW_PAD_CTL_PAD_D4

Offset 0x0510 (IOMUXC_SW_PAD_CTL_PAD_D4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 650: Register IOMUXC_SW_PAD_CTL_PAD_D4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D4. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 651: Register: IOMUXC_SW_PAD_CTL_PAD_D3

Offset 0x0514 (IOMUXC_SW_PAD_CTL_PAD_D3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 652: Register IOMUXC_SW_PAD_CTL_PAD_D3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D3. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 653: Register: IOMUXC_SW_PAD_CTL_PAD_D2

Offset 0x0518 (IOMUXC_SW_PAD_CTL_PAD_D2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 654: Register IOMUXC_SW_PAD_CTL_PAD_D2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D2. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 655: Register: IOMUXC_SW_PAD_CTL_PAD_D1

Offset 0x051c (IOMUXC_SW_PAD_CTL_PAD_D1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 656: Register IOMUXC_SW_PAD_CTL_PAD_D1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D1. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 657: Register: IOMUXC_SW_PAD_CTL_PAD_D0

Offset 0x0520 (IOMUXC_SW_PAD_CTL_PAD_D0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 658: Register IOMUXC_SW_PAD_CTL_PAD_D0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUS (Bits: 5 4). Select one out of next values for pad: D0. 00XX: Pull/Keeper Disabled, Keeper 01XX: Pull/Keeper Disabled, Pull 10XX: Enabled, Keeper 11XX: Enabled, Pull
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 659: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D8

Offset 0x0524 (IOMUXC_SW_PAD_CTL_PAD_CSI_D8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 660: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D8 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D8. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D8. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D8. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: CSI_D8. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D8. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D8. 0: Slow Slew Rate 1: Fast Slew Rate

Table 661: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D9

Offset 0x0528 (IOMUXC_SW_PAD_CTL_PAD_CSI_D9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 662: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D9 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D9. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D9. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D9. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: CSI_D9. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D9. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D9. 0: Slow Slew Rate 1: Fast Slew Rate

Table 663: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D10

Offset 0x052c (IOMUXC_SW_PAD_CTL_PAD_CSI_D10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 664: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D10 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D10. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D10. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D10. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: CSI_D10. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D10. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D10. 0: Slow Slew Rate 1: Fast Slew Rate

Table 665: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D11

Offset 0x0530 (IOMUXC_SW_PAD_CTL_PAD_CSI_D11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 666: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D11 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D11. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D11. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D11. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: CSI_D11. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D11. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D11. 0: Slow Slew Rate 1: Fast Slew Rate

Table 667: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D12

Offset 0x0534 (IOMUXC_SW_PAD_CTL_PAD_CSI_D12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 668: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D12 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D12. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D12. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D12. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D12. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D12. 0: Slow Slew Rate 1: Fast Slew Rate

Table 669: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D13

Offset 0x0538 (IOMUXC_SW_PAD_CTL_PAD_CSI_D13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 670: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D13 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D13. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D13. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D13. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D13. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D13. 0: Slow Slew Rate 1: Fast Slew Rate

Table 671: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D14

Offset 0x053c (IOMUXC_SW_PAD_CTL_PAD_CSI_D14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 672: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D14 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D14. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D14. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D14. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D14. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D14. 0: Slow Slew Rate 1: Fast Slew Rate

Table 673: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_D15

Offset 0x0540 (IOMUXC_SW_PAD_CTL_PAD_CSI_D15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 674: Register IOMUXC_SW_PAD_CTL_PAD_CSI_D15 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_D15. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_D15. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_D15. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_D15. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_D15. 0: Slow Slew Rate 1: Fast Slew Rate

Table 675: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK

Offset 0x0544 (IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 676: Register IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_MCLK. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_MCLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_MCLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_MCLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 677: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC

Offset 0x0548 (IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 678: Register IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_VSYNC. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_VSYNC. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_VSYNC. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_VSYNC. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_VSYNC. 0: Slow Slew Rate 1: Fast Slew Rate

Table 679: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC

Offset 0x054c (IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 680: Register IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_HSYNC. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_HSYNC. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_HSYNC. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_HSYNC. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_HSYNC. 0: Slow Slew Rate 1: Fast Slew Rate

Table 681: Register: IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK

Offset 0x0550 (IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1

Table 682: Register IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSI_PIXCLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSI_PIXCLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSI_PIXCLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSI_PIXCLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CSI_PIXCLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 683: Register: IOMUXC_SW_PAD_CTL_PAD_I2C1_CLK

Offset 0x0554 (IOMUXC_SW_PAD_CTL_PAD_I2C1_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0

Table 684: Register IOMUXC_SW_PAD_CTL_PAD_I2C1_CLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: I2C1_CLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: I2C1_CLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: I2C1_CLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: I2C1_CLK. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: I2C1_CLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: I2C1_CLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 685: Register: IOMUXC_SW_PAD_CTL_PAD_I2C1_DAT

Offset 0x0558 (IOMUXC_SW_PAD_CTL_PAD_I2C1_DAT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0

Table 686: Register IOMUXC_SW_PAD_CTL_PAD_I2C1_DAT Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: I2C1_DAT. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: I2C1_DAT. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: I2C1_DAT. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: I2C1_DAT. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: I2C1_DAT. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 687: Register: IOMUXC_SW_PAD_CTL_PAD_I2C2_CLK

Offset 0x055c (IOMUXC_SW_PAD_CTL_PAD_I2C2_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0

Table 688: Register IOMUXC_SW_PAD_CTL_PAD_I2C2_CLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: I2C2_CLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: I2C2_CLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: I2C2_CLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: I2C2_CLK. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: I2C2_CLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: I2C2_CLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 689: Register: IOMUXC_SW_PAD_CTL_PAD_I2C2_DAT

Offset 0x0560 (IOMUXC_SW_PAD_CTL_PAD_I2C2_DAT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0

Table 690: Register IOMUXC_SW_PAD_CTL_PAD_I2C2_DAT Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: I2C2_DAT. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: I2C2_DAT. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: I2C2_DAT. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: I2C2_DAT. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: I2C2_DAT. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: I2C2_DAT. 0: Slow Slew Rate 1: Fast Slew Rate

Table 691: Register: IOMUXC_SW_PAD_CTL_PAD_STXD4

Offset 0x0564 (IOMUXC_SW_PAD_CTL_PAD_STXD4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 692: Register IOMUXC_SW_PAD_CTL_PAD_STXD4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: STXD4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: STXD4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: STXD4. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: STXD4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 693: Register: IOMUXC_SW_PAD_CTL_PAD_SRXD4

Offset 0x0568 (IOMUXC_SW_PAD_CTL_PAD_SRXD4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 694: Register IOMUXC_SW_PAD_CTL_PAD_SRXD4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SRXD4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SRXD4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SRXD4. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SRXD4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 695: Register: IOMUXC_SW_PAD_CTL_PAD_SCK4

Offset 0x056c (IOMUXC_SW_PAD_CTL_PAD_SCK4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 696: Register IOMUXC_SW_PAD_CTL_PAD_SCK4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SCK4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SCK4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SCK4. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SCK4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 697: Register: IOMUXC_SW_PAD_CTL_PAD_STXFS4

Offset 0x0570 (IOMUXC_SW_PAD_CTL_PAD_STXFS4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 698: Register IOMUXC_SW_PAD_CTL_PAD_STXFS4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: STXFS4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: STXFS4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: STXFS4. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: STXFS4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 699: Register: IOMUXC_SW_PAD_CTL_PAD_STXD5

Offset 0x0574 (IOMUXC_SW_PAD_CTL_PAD_STXD5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 700: Register IOMUXC_SW_PAD_CTL_PAD_STXD5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: STXD5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: STXD5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: STXD5. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: STXD5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 701: Register: IOMUXC_SW_PAD_CTL_PAD_SRXD5

Offset 0x0578 (IOMUXC_SW_PAD_CTL_PAD_SRXD5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 702: Register IOMUXC_SW_PAD_CTL_PAD_SRXD5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SRXD5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SRXD5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SRXD5. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SRXD5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 703: Register: IOMUXC_SW_PAD_CTL_PAD_SCK5

Offset 0x057c (IOMUXC_SW_PAD_CTL_PAD_SCK5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 704: Register IOMUXC_SW_PAD_CTL_PAD_SCK5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SCK5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SCK5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SCK5. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SCK5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SCK5. 0: Slow Slew Rate 1: Fast Slew Rate

Table 705: Register: IOMUXC_SW_PAD_CTL_PAD_STXFS5

Offset 0x0580 (IOMUXC_SW_PAD_CTL_PAD_STXFS5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 706: Register IOMUXC_SW_PAD_CTL_PAD_STXFS5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: STXFS5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: STXFS5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: STXFS5. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: STXFS5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 707: Register: IOMUXC_SW_PAD_CTL_PAD_SCKR

Offset 0x0584 (IOMUXC_SW_PAD_CTL_PAD_SCKR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 708: Register IOMUXC_SW_PAD_CTL_PAD_SCKR Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SCKR. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SCKR. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SCKR. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SCKR. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SCKR. 0: Slow Slew Rate 1: Fast Slew Rate

Table 709: Register: IOMUXC_SW_PAD_CTL_PAD_FSR

Offset 0x0588 (IOMUXC_SW_PAD_CTL_PAD_FSR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 710: Register IOMUXC_SW_PAD_CTL_PAD_FSR Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FSR. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FSR. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FSR. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FSR. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FSR. 0: Slow Slew Rate 1: Fast Slew Rate

Table 711: Register: IOMUXC_SW_PAD_CTL_PAD_HCKR

Offset 0x058c (IOMUXC_SW_PAD_CTL_PAD_HCKR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	0

Table 712: Register IOMUXC_SW_PAD_CTL_PAD_HCKR Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: HCKR. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: HCKR. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: HCKR. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: HCKR. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: HCKR. 0: Slow Slew Rate 1: Fast Slew Rate

Table 713: Register: IOMUXC_SW_PAD_CTL_PAD_SCKT

Offset 0x0590 (IOMUXC_SW_PAD_CTL_PAD_SCKT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 714: Register IOMUXC_SW_PAD_CTL_PAD_SCKT Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SCKT. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SCKT. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SCKT. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SCKT. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SCKT. 0: Slow Slew Rate 1: Fast Slew Rate

Table 715: Register: IOMUXC_SW_PAD_CTL_PAD_FST

Offset 0x0594 (IOMUXC_SW_PAD_CTL_PAD_FST) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 716: Register IOMUXC_SW_PAD_CTL_PAD_FST Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FST. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FST. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FST. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FST. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FST. 0: Slow Slew Rate 1: Fast Slew Rate

Table 717: Register: IOMUXC_SW_PAD_CTL_PAD_HCKT

Offset 0x0598 (IOMUXC_SW_PAD_CTL_PAD_HCKT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	0

Table 718: Register IOMUXC_SW_PAD_CTL_PAD_HCKT Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: HCKT. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: HCKT. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: HCKT. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: HCKT. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: HCKT. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: HCKT. 0: Slow Slew Rate 1: Fast Slew Rate

Table 719: Register: IOMUXC_SW_PAD_CTL_PAD_TX5_RX0

Offset 0x059c (IOMUXC_SW_PAD_CTL_PAD_TX5_RX0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 720: Register IOMUXC_SW_PAD_CTL_PAD_TX5_RX0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TX5_RX0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TX5_RX0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TX5_RX0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: TX5_RX0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TX5_RX0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 721: Register: IOMUXC_SW_PAD_CTL_PAD_TX4_RX1

Offset 0x05a0 (IOMUXC_SW_PAD_CTL_PAD_TX4_RX1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 722: Register IOMUXC_SW_PAD_CTL_PAD_TX4_RX1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TX4_RX1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TX4_RX1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TX4_RX1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: TX4_RX1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TX4_RX1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 723: Register: IOMUXC_SW_PAD_CTL_PAD_TX3_RX2

Offset 0x05a4 (IOMUXC_SW_PAD_CTL_PAD_TX3_RX2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 724: Register IOMUXC_SW_PAD_CTL_PAD_TX3_RX2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TX3_RX2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TX3_RX2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TX3_RX2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: TX3_RX2. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: TX3_RX2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TX3_RX2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 725: Register: IOMUXC_SW_PAD_CTL_PAD_TX2_RX3

Offset 0x05a8 (IOMUXC_SW_PAD_CTL_PAD_TX2_RX3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 726: Register IOMUXC_SW_PAD_CTL_PAD_TX2_RX3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TX2_RX3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TX2_RX3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TX2_RX3. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: TX2_RX3. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: TX2_RX3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TX2_RX3. 0: Slow Slew Rate 1: Fast Slew Rate

Table 727: Register: IOMUXC_SW_PAD_CTL_PAD_TX1

Offset 0x05ac (IOMUXC_SW_PAD_CTL_PAD_TX1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 728: Register IOMUXC_SW_PAD_CTL_PAD_TX1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TX1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TX1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TX1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: TX1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: TX1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TX1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 729: Register: IOMUXC_SW_PAD_CTL_PAD_TX0

Offset 0x05b0 (IOMUXC_SW_PAD_CTL_PAD_TX0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 730: Register IOMUXC_SW_PAD_CTL_PAD_TX0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TX0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TX0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TX0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: TX0. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: TX0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TX0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 731: Register: IOMUXC_SW_PAD_CTL_PAD_CSPI1_MOSI

Offset 0x05b4 (IOMUXC_SW_PAD_CTL_PAD_CSPI1_MOSI) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 732: Register IOMUXC_SW_PAD_CTL_PAD_CSPI1_MOSI Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSPI1_MOSI. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSPI1_MOSI. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSPI1_MOSI. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSPI1_MOSI. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 733: Register: IOMUXC_SW_PAD_CTL_PAD_CSPI1_MISO

Offset 0x05b8 (IOMUXC_SW_PAD_CTL_PAD_CSPI1_MISO) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 734: Register IOMUXC_SW_PAD_CTL_PAD_CSPI1_MISO Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSPI1_MISO. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSPI1_MISO. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSPI1_MISO. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSPI1_MISO. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 735: Register: IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS0

Offset 0x05bc (IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 736: Register IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSPI1_SS0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSPI1_SS0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSPI1_SS0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: CSPI1_SS0. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSPI1_SS0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 737: Register: IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS1

Offset 0x05c0 (IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 738: Register IOMUXC_SW_PAD_CTL_PAD_CSPI1_SS1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSPI1_SS1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSPI1_SS1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSPI1_SS1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSPI1_SS1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 739: Register: IOMUXC_SW_PAD_CTL_PAD_CSPI1_SCLK

Offset 0x05c4 (IOMUXC_SW_PAD_CTL_PAD_CSPI1_SCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 740: Register IOMUXC_SW_PAD_CTL_PAD_CSPI1_SCLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSPI1_SCLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSPI1_SCLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSPI1_SCLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSPI1_SCLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 741: Register: IOMUXC_SW_PAD_CTL_PAD_CSPI1_SPI_RDY

Offset 0x05c8 (IOMUXC_SW_PAD_CTL_PAD_CSPI1_SPI_RDY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 742: Register IOMUXC_SW_PAD_CTL_PAD_CSPI1_SPI_RDY Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CSPI1_SPI_RDY. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CSPI1_SPI_RDY. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CSPI1_SPI_RDY. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CSPI1_SPI_RDY. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 743: Register: IOMUXC_SW_PAD_CTL_PAD_RXD1

Offset 0x05cc (IOMUXC_SW_PAD_CTL_PAD_RXD1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 744: Register IOMUXC_SW_PAD_CTL_PAD_RXD1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: RXD1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: RXD1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: RXD1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: RXD1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: RXD1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 745: Register: IOMUXC_SW_PAD_CTL_PAD_TXD1

Offset 0x05d0 (IOMUXC_SW_PAD_CTL_PAD_TXD1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 746: Register IOMUXC_SW_PAD_CTL_PAD_TXD1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TXD1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TXD1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TXD1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: TXD1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: TXD1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 747: Register: IOMUXC_SW_PAD_CTL_PAD_RTS1

Offset 0x05d4 (IOMUXC_SW_PAD_CTL_PAD_RTS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 748: Register IOMUXC_SW_PAD_CTL_PAD_RTS1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: RTS1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: RTS1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: RTS1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: RTS1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: RTS1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: RTS1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 749: Register: IOMUXC_SW_PAD_CTL_PAD_CTS1

Offset 0x05d8 (IOMUXC_SW_PAD_CTL_PAD_CTS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 750: Register IOMUXC_SW_PAD_CTL_PAD_CTS1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CTS1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CTS1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CTS1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: CTS1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: CTS1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CTS1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 751: Register: IOMUXC_SW_PAD_CTL_PAD_RXD2

Offset 0x05dc (IOMUXC_SW_PAD_CTL_PAD_RXD2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 752: Register IOMUXC_SW_PAD_CTL_PAD_RXD2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: RXD2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: RXD2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: RXD2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: RXD2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 753: Register: IOMUXC_SW_PAD_CTL_PAD_TXD2

Offset 0x05e0 (IOMUXC_SW_PAD_CTL_PAD_TXD2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 754: Register IOMUXC_SW_PAD_CTL_PAD_TXD2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TXD2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TXD2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: TXD2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: TXD2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TXD2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 755: Register: IOMUXC_SW_PAD_CTL_PAD_RTS2

Offset 0x05e4 (IOMUXC_SW_PAD_CTL_PAD_RTS2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

Table 756: Register IOMUXC_SW_PAD_CTL_PAD_RTS2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: RTS2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: RTS2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: RTS2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: RTS2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: RTS2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 757: Register: IOMUXC_SW_PAD_CTL_PAD_CTS2

Offset 0x05e8 (IOMUXC_SW_PAD_CTL_PAD_CTS2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 758: Register IOMUXC_SW_PAD_CTL_PAD_CTS2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CTS2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: CTS2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CTS2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: CTS2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CTS2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 759: Register: IOMUXC_SW_PAD_CTL_PAD_RTCK

Offset 0x05ec (IOMUXC_SW_PAD_CTL_PAD_RTCK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0

Table 760: Register IOMUXC_SW_PAD_CTL_PAD_RTCK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: RTCK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: RTCK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: RTCK. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: RTCK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 761: Register: IOMUXC_SW_PAD_CTL_PAD_TCK

Offset 0x05f0 (IOMUXC_SW_PAD_CTL_PAD_TCK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0

Table 762: Register IOMUXC_SW_PAD_CTL_PAD_TCK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TCK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TCK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: TCK. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: TCK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TCK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 763: Register: IOMUXC_SW_PAD_CTL_PAD_TMS

Offset 0x05f4 (IOMUXC_SW_PAD_CTL_PAD_TMS) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0

Table 764: Register IOMUXC_SW_PAD_CTL_PAD_TMS Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TMS. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TMS. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: TMS. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: TMS. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TMS. 0: Slow Slew Rate 1: Fast Slew Rate

Table 765: Register: IOMUXC_SW_PAD_CTL_PAD_TDI

Offset 0x05f8 (IOMUXC_SW_PAD_CTL_PAD_TDI) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0

Table 766: Register IOMUXC_SW_PAD_CTL_PAD_TDI Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TDI. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TDI. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: TDI. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: TDI. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TDI. 0: Slow Slew Rate 1: Fast Slew Rate

Table 767: Register: IOMUXC_SW_PAD_CTL_PAD_TDO

Offset 0x05fc (IOMUXC_SW_PAD_CTL_PAD_TDO) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1

Table 768: Register IOMUXC_SW_PAD_CTL_PAD_TDO Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TDO. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TDO. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: TDO. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: TDO. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TDO. 0: Slow Slew Rate 1: Fast Slew Rate

Table 769: Register: IOMUXC_SW_PAD_CTL_PAD_TRSTB

Offset 0x0600 (IOMUXC_SW_PAD_CTL_PAD_TRSTB) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Table 770: Register IOMUXC_SW_PAD_CTL_PAD_TRSTB Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TRSTB. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: TRSTB. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: TRSTB. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: TRSTB. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: TRSTB. 0: Slow Slew Rate 1: Fast Slew Rate

Table 771: Register: IOMUXC_SW_PAD_CTL_PAD_DE_B

Offset 0x0604 (IOMUXC_SW_PAD_CTL_PAD_DE_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Table 772: Register IOMUXC_SW_PAD_CTL_PAD_DE_B Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: DE_B. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: DE_B. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: DE_B. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: DE_B. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: DE_B. 0: Slow Slew Rate 1: Fast Slew Rate

Table 773: Register: IOMUXC_SW_PAD_CTL_PAD_SJC_MOD

Offset 0x0608 (IOMUXC_SW_PAD_CTL_PAD_SJC_MOD) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Table 774: Register IOMUXC_SW_PAD_CTL_PAD_SJC_MOD Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SJC_MOD. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SJC_MOD. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: SJC_MOD. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: SJC_MOD. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SJC_MOD. 0: Slow Slew Rate 1: Fast Slew Rate

Table 775: Register: IOMUXC_SW_PAD_CTL_PAD_USBOTG_PWR

Offset 0x060c (IOMUXC_SW_PAD_CTL_PAD_USBOTG_PWR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 776: Register IOMUXC_SW_PAD_CTL_PAD_USBOTG_PWR Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: USBOTG_PWR. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: USBOTG_PWR. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: USBOTG_PWR. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: USBOTG_PWR. 0: Slow Slew Rate 1: Fast Slew Rate

Table 777: Register: IOMUXC_SW_PAD_CTL_PAD_USBOTG_OC

Offset 0x0610 (IOMUXC_SW_PAD_CTL_PAD_USBOTG_OC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 778: Register IOMUXC_SW_PAD_CTL_PAD_USBOTG_OC Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: USBOTG_OC. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: USBOTG_OC. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: USBOTG_OC. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: USBOTG_OC. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: USBOTG_OC. 0: Slow Slew Rate 1: Fast Slew Rate

Table 779: Register: IOMUXC_SW_PAD_CTL_PAD_LD0

Offset 0x0614 (IOMUXC_SW_PAD_CTL_PAD_LD0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 780: Register IOMUXC_SW_PAD_CTL_PAD_LD0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 781: Register: IOMUXC_SW_PAD_CTL_PAD_LD1

Offset 0x0618 (IOMUXC_SW_PAD_CTL_PAD_LD1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 782: Register IOMUXC_SW_PAD_CTL_PAD_LD1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 783: Register: IOMUXC_SW_PAD_CTL_PAD_LD2

Offset 0x061c (IOMUXC_SW_PAD_CTL_PAD_LD2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 784: Register IOMUXC_SW_PAD_CTL_PAD_LD2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 785: Register: IOMUXC_SW_PAD_CTL_PAD_LD3

Offset 0x0620 (IOMUXC_SW_PAD_CTL_PAD_LD3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 786: Register IOMUXC_SW_PAD_CTL_PAD_LD3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD3. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD3. 0: Slow Slew Rate 1: Fast Slew Rate

Table 787: Register: IOMUXC_SW_PAD_CTL_PAD_LD4

Offset 0x0624 (IOMUXC_SW_PAD_CTL_PAD_LD4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 788: Register IOMUXC_SW_PAD_CTL_PAD_LD4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD4. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD4. 0: Slow Slew Rate 1: Fast Slew Rate

Table 789: Register: IOMUXC_SW_PAD_CTL_PAD_LD5

Offset 0x0628 (IOMUXC_SW_PAD_CTL_PAD_LD5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 790: Register IOMUXC_SW_PAD_CTL_PAD_LD5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD5. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD5. 0: Slow Slew Rate 1: Fast Slew Rate

Table 791: Register: IOMUXC_SW_PAD_CTL_PAD_LD6

Offset 0x062c (IOMUXC_SW_PAD_CTL_PAD_LD6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 792: Register IOMUXC_SW_PAD_CTL_PAD_LD6 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD6. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD6. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD6. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD6. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD6. 0: Slow Slew Rate 1: Fast Slew Rate

Table 793: Register: IOMUXC_SW_PAD_CTL_PAD_LD7

Offset 0x0630 (IOMUXC_SW_PAD_CTL_PAD_LD7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 794: Register IOMUXC_SW_PAD_CTL_PAD_LD7 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD7. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD7. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD7. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD7. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD7. 0: Slow Slew Rate 1: Fast Slew Rate

Table 795: Register: IOMUXC_SW_PAD_CTL_PAD_LD8

Offset 0x0634 (IOMUXC_SW_PAD_CTL_PAD_LD8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 796: Register IOMUXC_SW_PAD_CTL_PAD_LD8 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD8. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD8. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD8. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD8. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD8. 0: Slow Slew Rate 1: Fast Slew Rate

Table 797: Register: IOMUXC_SW_PAD_CTL_PAD_LD9

Offset 0x0638 (IOMUXC_SW_PAD_CTL_PAD_LD9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 798: Register IOMUXC_SW_PAD_CTL_PAD_LD9 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD9. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD9. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD9. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD9. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD9. 0: Slow Slew Rate 1: Fast Slew Rate

Table 799: Register: IOMUXC_SW_PAD_CTL_PAD_LD10

Offset 0x063c (IOMUXC_SW_PAD_CTL_PAD_LD10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 800: Register IOMUXC_SW_PAD_CTL_PAD_LD10 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD10. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD10. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD10. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD10. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD10. 0: Slow Slew Rate 1: Fast Slew Rate

Table 801: Register: IOMUXC_SW_PAD_CTL_PAD_LD11

Offset 0x0640 (IOMUXC_SW_PAD_CTL_PAD_LD11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 802: Register IOMUXC_SW_PAD_CTL_PAD_LD11 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD11. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD11. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD11. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD11. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD11. 0: Slow Slew Rate 1: Fast Slew Rate

Table 803: Register: IOMUXC_SW_PAD_CTL_PAD_LD12

Offset 0x0644 (IOMUXC_SW_PAD_CTL_PAD_LD12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 804: Register IOMUXC_SW_PAD_CTL_PAD_LD12 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD12. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD12. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD12. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD12. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD12. 0: Slow Slew Rate 1: Fast Slew Rate

Table 805: Register: IOMUXC_SW_PAD_CTL_PAD_LD13

Offset 0x0648 (IOMUXC_SW_PAD_CTL_PAD_LD13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 806: Register IOMUXC_SW_PAD_CTL_PAD_LD13 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD13. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD13. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD13. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD13. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD13. 0: Slow Slew Rate 1: Fast Slew Rate

Table 807: Register: IOMUXC_SW_PAD_CTL_PAD_LD14

Offset 0x064c (IOMUXC_SW_PAD_CTL_PAD_LD14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 808: Register IOMUXC_SW_PAD_CTL_PAD_LD14 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD14. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD14. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD14. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD14. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD14. 0: Slow Slew Rate 1: Fast Slew Rate

Table 809: Register: IOMUXC_SW_PAD_CTL_PAD_LD15

Offset 0x0650 (IOMUXC_SW_PAD_CTL_PAD_LD15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 810: Register IOMUXC_SW_PAD_CTL_PAD_LD15 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD15. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD15. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD15. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD15. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD15. 0: Slow Slew Rate 1: Fast Slew Rate

Table 811: Register: IOMUXC_SW_PAD_CTL_PAD_LD16

Offset 0x0654 (IOMUXC_SW_PAD_CTL_PAD_LD16) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 812: Register IOMUXC_SW_PAD_CTL_PAD_LD16 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD16. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD16. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD16. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD16. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD16. 0: Slow Slew Rate 1: Fast Slew Rate

Table 813: Register: IOMUXC_SW_PAD_CTL_PAD_LD17

Offset 0x0658 (IOMUXC_SW_PAD_CTL_PAD_LD17) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 814: Register IOMUXC_SW_PAD_CTL_PAD_LD17 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD17. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD17. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD17. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD17. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD17. 0: Slow Slew Rate 1: Fast Slew Rate

Table 815: Register: IOMUXC_SW_PAD_CTL_PAD_LD18

Offset 0x065c (IOMUXC_SW_PAD_CTL_PAD_LD18) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 816: Register IOMUXC_SW_PAD_CTL_PAD_LD18 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD18. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD18. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD18. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD18. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD18. 0: Slow Slew Rate 1: Fast Slew Rate

Table 817: Register: IOMUXC_SW_PAD_CTL_PAD_LD19

Offset 0x0660 (IOMUXC_SW_PAD_CTL_PAD_LD19) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 818: Register IOMUXC_SW_PAD_CTL_PAD_LD19 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD19. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD19. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD19. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD19. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD19. 0: Slow Slew Rate 1: Fast Slew Rate

Table 819: Register: IOMUXC_SW_PAD_CTL_PAD_LD20

Offset 0x0664 (IOMUXC_SW_PAD_CTL_PAD_LD20) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 820: Register IOMUXC_SW_PAD_CTL_PAD_LD20 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD20. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD20. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD20. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD20. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD20. 0: Slow Slew Rate 1: Fast Slew Rate

Table 821: Register: IOMUXC_SW_PAD_CTL_PAD_LD21

Offset 0x0668 (IOMUXC_SW_PAD_CTL_PAD_LD21) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 822: Register IOMUXC_SW_PAD_CTL_PAD_LD21 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD21. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD21. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD21. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD21. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD21. 0: Slow Slew Rate 1: Fast Slew Rate

Table 823: Register: IOMUXC_SW_PAD_CTL_PAD_LD22

Offset 0x066c (IOMUXC_SW_PAD_CTL_PAD_LD22) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 824: Register IOMUXC_SW_PAD_CTL_PAD_LD22 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD22. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD22. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD22. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD22. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD22. 0: Slow Slew Rate 1: Fast Slew Rate

Table 825: Register: IOMUXC_SW_PAD_CTL_PAD_LD23

Offset 0x0670 (IOMUXC_SW_PAD_CTL_PAD_LD23) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1

Table 826: Register IOMUXC_SW_PAD_CTL_PAD_LD23 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: LD23. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: LD23. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: LD23. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: LD23. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: LD23. 0: Slow Slew Rate 1: Fast Slew Rate

Table 827: Register: IOMUXC_SW_PAD_CTL_PAD_D3_HSYNC

Offset 0x0674 (IOMUXC_SW_PAD_CTL_PAD_D3_HSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 828: Register IOMUXC_SW_PAD_CTL_PAD_D3_HSYNC Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3_HSYNC. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D3_HSYNC. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: D3_HSYNC. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3_HSYNC. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: D3_HSYNC. 0: Slow Slew Rate 1: Fast Slew Rate

Table 829: Register: IOMUXC_SW_PAD_CTL_PAD_D3_FPSHIFT

Offset 0x0678 (IOMUXC_SW_PAD_CTL_PAD_D3_FPSHIFT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 830: Register IOMUXC_SW_PAD_CTL_PAD_D3_FPSHIFT Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3_FPSHIFT. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: D3_FPSHIFT. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3_FPSHIFT. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: D3_FPSHIFT. 0: Slow Slew Rate 1: Fast Slew Rate

Table 831: Register: IOMUXC_SW_PAD_CTL_PAD_D3_DRDY

Offset 0x067c (IOMUXC_SW_PAD_CTL_PAD_D3_DRDY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 832: Register IOMUXC_SW_PAD_CTL_PAD_D3_DRDY Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3_DRDY. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: D3_DRDY. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3_DRDY. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: D3_DRDY. 0: Slow Slew Rate 1: Fast Slew Rate

Table 833: Register: IOMUXC_SW_PAD_CTL_PAD_CONTRAST

Offset 0x0680 (IOMUXC_SW_PAD_CTL_PAD_CONTRAST) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 834: Register IOMUXC_SW_PAD_CTL_PAD_CONTRAST Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: CONTRAST. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: CONTRAST. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: CONTRAST. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: CONTRAST. 0: Slow Slew Rate 1: Fast Slew Rate

Table 835: Register: IOMUXC_SW_PAD_CTL_PAD_D3_VSYNC

Offset 0x0684 (IOMUXC_SW_PAD_CTL_PAD_D3_VSYNC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 836: Register IOMUXC_SW_PAD_CTL_PAD_D3_VSYNC Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3_VSYNC. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: D3_VSYNC. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3_VSYNC. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: D3_VSYNC. 0: Slow Slew Rate 1: Fast Slew Rate

Table 837: Register: IOMUXC_SW_PAD_CTL_PAD_D3_REV

Offset 0x0688 (IOMUXC_SW_PAD_CTL_PAD_D3_REV) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 838: Register IOMUXC_SW_PAD_CTL_PAD_D3_REV Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3_REV. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: D3_REV. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3_REV. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: D3_REV. 0: Slow Slew Rate 1: Fast Slew Rate

Table 839: Register: IOMUXC_SW_PAD_CTL_PAD_D3_CLS

Offset 0x068c (IOMUXC_SW_PAD_CTL_PAD_D3_CLS) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 840: Register IOMUXC_SW_PAD_CTL_PAD_D3_CLS Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3_CLS. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: D3_CLS. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3	Reserved

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3_CLS. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: D3_CLS. 0: Slow Slew Rate 1: Fast Slew Rate

Table 841: Register: IOMUXC_SW_PAD_CTL_PAD_D3_SPL

Offset 0x0690 (IOMUXC_SW_PAD_CTL_PAD_D3_SPL) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Table 842: Register IOMUXC_SW_PAD_CTL_PAD_D3_SPL Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: D3_SPL. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: D3_SPL. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: D3_SPL. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: D3_SPL. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: D3_SPL. 0: Slow Slew Rate 1: Fast Slew Rate

Table 843: Register: IOMUXC_SW_PAD_CTL_PAD_SD1_CMD

Offset 0x0694 (IOMUXC_SW_PAD_CTL_PAD_SD1_CMD) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 844: Register IOMUXC_SW_PAD_CTL_PAD_SD1_CMD Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD1_CMD. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD1_CMD. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD1_CMD. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD1_CMD. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD1_CMD. 0: Slow Slew Rate 1: Fast Slew Rate

Table 845: Register: IOMUXC_SW_PAD_CTL_PAD_SD1_CLK

Offset 0x0698 (IOMUXC_SW_PAD_CTL_PAD_SD1_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	1	1

Table 846: Register IOMUXC_SW_PAD_CTL_PAD_SD1_CLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD1_CLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD1_CLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD1_CLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD1_CLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD1_CLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 847: Register: IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0

Offset 0x069c (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 848: Register IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD1_DATA0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD1_DATA0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD1_DATA0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD1_DATA0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD1_DATA0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 849: Register: IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1

Offset 0x06a0 (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 850: Register IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD1_DATA1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD1_DATA1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD1_DATA1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD1_DATA1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD1_DATA1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 851: Register: IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2

Offset 0x06a4 (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 852: Register IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD1_DATA2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD1_DATA2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD1_DATA2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD1_DATA2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD1_DATA2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 853: Register: IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3

Offset 0x06a8 (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	1

Table 854: Register IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD1_DATA3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD1_DATA3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD1_DATA3. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD1_DATA3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD1_DATA3. 0: Slow Slew Rate 1: Fast Slew Rate

Table 855: Register: IOMUXC_SW_PAD_CTL_PAD_SD2_CMD

Offset 0x06ac (IOMUXC_SW_PAD_CTL_PAD_SD2_CMD) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 856: Register IOMUXC_SW_PAD_CTL_PAD_SD2_CMD Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD2_CMD. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD2_CMD. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD2_CMD. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: SD2_CMD. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD2_CMD. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD2_CMD. 0: Slow Slew Rate 1: Fast Slew Rate

Table 857: Register: IOMUXC_SW_PAD_CTL_PAD_SD2_CLK

Offset 0x06b0 (IOMUXC_SW_PAD_CTL_PAD_SD2_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	1	1

Table 858: Register IOMUXC_SW_PAD_CTL_PAD_SD2_CLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD2_CLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD2_CLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD2_CLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: SD2_CLK. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD2_CLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD2_CLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 859: Register: IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0

Offset 0x06b4 (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 860: Register IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD2_DATA0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD2_DATA0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD2_DATA0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD2_DATA0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD2_DATA0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 861: Register: IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1

Offset 0x06b8 (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 862: Register IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD2_DATA1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD2_DATA1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD2_DATA1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD2_DATA1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD2_DATA1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 863: Register: IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2

Offset 0x06bc (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	1	1

Table 864: Register IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD2_DATA2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD2_DATA2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD2_DATA2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD2_DATA2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD2_DATA2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 865: Register: IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3

Offset 0x06c0 (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	1

Table 866: Register IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: SD2_DATA3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: SD2_DATA3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: SD2_DATA3. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: SD2_DATA3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: SD2_DATA3. 0: Slow Slew Rate 1: Fast Slew Rate

Table 867: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_CS0

Offset 0x06c4 (IOMUXC_SW_PAD_CTL_PAD_ATA_CS0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 868: Register IOMUXC_SW_PAD_CTL_PAD_ATA_CS0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_CS0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_CS0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_CS0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_CS0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_CS0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 869: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_CS1

Offset 0x06c8 (IOMUXC_SW_PAD_CTL_PAD_ATA_CS1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 870: Register IOMUXC_SW_PAD_CTL_PAD_ATA_CS1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_CS1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_CS1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_CS1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_CS1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_CS1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 871: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DIOR

Offset 0x06cc (IOMUXC_SW_PAD_CTL_PAD_ATA_DIOR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 872: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DIOR Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DIOR. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DIOR. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DIOR. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DIOR. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DIOR. 0: Slow Slew Rate 1: Fast Slew Rate

Table 873: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DIOW

Offset 0x06d0 (IOMUXC_SW_PAD_CTL_PAD_ATA_DIOW) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 874: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DIOW Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DIOW. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DIOW. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DIOW. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DIOW. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DIOW. 0: Slow Slew Rate 1: Fast Slew Rate

Table 875: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DMACK

Offset 0x06d4 (IOMUXC_SW_PAD_CTL_PAD_ATA_DMACK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 876: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DMACK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DMACK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DMACK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DMACK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DMACK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DMACK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 877: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_RESET_B

Offset 0x06d8 (IOMUXC_SW_PAD_CTL_PAD_ATA_RESET_B) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0

Table 878: Register IOMUXC_SW_PAD_CTL_PAD_ATA_RESET_B Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_RESET_B. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_RESET_B. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_RESET_B. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_RESET_B. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_RESET_B. 0: Slow Slew Rate 1: Fast Slew Rate

Table 879: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_IORDY

Offset 0x06dc (IOMUXC_SW_PAD_CTL_PAD_ATA_IORDY) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 880: Register IOMUXC_SW_PAD_CTL_PAD_ATA_IORDY Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_IORDY. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_IORDY. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_IORDY. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_IORDY. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_IORDY. 0: Slow Slew Rate 1: Fast Slew Rate

Table 881: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA0

Offset 0x06e0 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 882: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 883: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA1

Offset 0x06e4 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 884: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 885: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA2

Offset 0x06e8 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 886: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 887: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA3

Offset 0x06ec (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 888: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA3. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA3. 0: Slow Slew Rate 1: Fast Slew Rate

Table 889: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA4

Offset 0x06f0 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 890: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA4 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA4. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA4. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA4. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA4. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA4. 0: Slow Slew Rate 1: Fast Slew Rate

Table 891: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA5

Offset 0x06f4 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 892: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA5 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA5. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA5. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA5. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA5. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA5. 0: Slow Slew Rate 1: Fast Slew Rate

Table 893: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA6

Offset 0x06f8 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA6) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 894: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA6 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA6. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA6. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA6. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA6. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 895: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA7

Offset 0x06fc (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA7) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 896: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA7 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA7. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA7. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA7. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA7. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 897: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA8

Offset 0x0700 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA8) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 898: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA8 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA8. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA8. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA8. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA8. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 899: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA9

Offset 0x0704 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA9) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 900: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA9 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA9. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA9. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA9. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA9. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 901: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA10

Offset 0x0708 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA10) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 902: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA10 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA10. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA10. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA10. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA10. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 903: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA11

Offset 0x070c (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA11) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 904: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA11 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA11. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA11. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA11. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA11. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 905: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA12

Offset 0x0710 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA12) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 906: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA12 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA12. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA12. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA12. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: ATA_DATA12. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA12. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 907: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA13

Offset 0x0714 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA13) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 908: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA13 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA13. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA13. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA13. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: ATA_DATA13. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA13. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 909: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA14

Offset 0x0718 (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA14) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 910: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA14 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA14. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA14. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA14. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA14. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA14. 0: Slow Slew Rate 1: Fast Slew Rate

Table 911: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DATA15

Offset 0x071c (IOMUXC_SW_PAD_CTL_PAD_ATA_DATA15) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 912: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DATA15 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DATA15. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DATA15. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DATA15. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DATA15. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DATA15. 0: Slow Slew Rate 1: Fast Slew Rate

Table 913: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_INTRQ

Offset 0x0720 (IOMUXC_SW_PAD_CTL_PAD_ATA_INTRQ) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 914: Register IOMUXC_SW_PAD_CTL_PAD_ATA_INTRQ Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_INTRQ. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_INTRQ. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_INTRQ. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_INTRQ. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_INTRQ. 0: Slow Slew Rate 1: Fast Slew Rate

Table 915: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_BUFF_EN

Offset 0x0724 (IOMUXC_SW_PAD_CTL_PAD_ATA_BUFF_EN) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 916: Register IOMUXC_SW_PAD_CTL_PAD_ATA_BUFF_EN Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_BUFF_EN. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_BUFF_EN. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_BUFF_EN. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_BUFF_EN. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_BUFF_EN. 0: Slow Slew Rate 1: Fast Slew Rate

Table 917: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DMARQ

Offset 0x0728 (IOMUXC_SW_PAD_CTL_PAD_ATA_DMARQ) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 918: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DMARQ Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DMARQ. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DMARQ. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DMARQ. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: ATA_DMARQ. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DMARQ. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DMARQ. 0: Slow Slew Rate 1: Fast Slew Rate

Table 919: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DA0

Offset 0x072c (IOMUXC_SW_PAD_CTL_PAD_ATA_DA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 920: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DA0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DA0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DA0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DA0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: ATA_DA0. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DA0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DA0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 921: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DA1

Offset 0x0730 (IOMUXC_SW_PAD_CTL_PAD_ATA_DA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 922: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DA1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DA1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DA1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DA1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: ATA_DA1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DA1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DA1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 923: Register: IOMUXC_SW_PAD_CTL_PAD_ATA_DA2

Offset 0x0734 (IOMUXC_SW_PAD_CTL_PAD_ATA_DA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 924: Register IOMUXC_SW_PAD_CTL_PAD_ATA_DA2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: ATA_DA2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: ATA_DA2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: ATA_DA2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: ATA_DA2. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: ATA_DA2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: ATA_DA2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 925: Register: IOMUXC_SW_PAD_CTL_PAD_MLB_CLK

Offset 0x0738 (IOMUXC_SW_PAD_CTL_PAD_MLB_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1

Table 926: Register IOMUXC_SW_PAD_CTL_PAD_MLB_CLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: MLB_CLK. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: MLB_CLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3 ODE	Open Drain Enable Field Select one out of next values for pad: MLB_CLK. 0: Open Drain Disabled 1: Open Drain Enabled

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: MLB_CLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: MLB_CLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 927: Register: IOMUXC_SW_PAD_CTL_PAD_MLB_DAT

Offset 0x073c (IOMUXC_SW_PAD_CTL_PAD_MLB_DAT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1

Table 928: Register IOMUXC_SW_PAD_CTL_PAD_MLB_DAT Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: MLB_DAT. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: MLB_DAT. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3 ODE	Open Drain Enable Field Select one out of next values for pad: MLB_DAT. 0: Open Drain Disabled 1: Open Drain Enabled

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: MLB_DAT. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: MLB_DAT. 0: Slow Slew Rate 1: Fast Slew Rate

Table 929: Register: IOMUXC_SW_PAD_CTL_PAD_MLB_SIG

Offset 0x0740 (IOMUXC_SW_PAD_CTL_PAD_MLB_SIG) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1

Table 930: Register IOMUXC_SW_PAD_CTL_PAD_MLB_SIG Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: MLB_SIG. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: MLB_SIG. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up
3 ODE	Open Drain Enable Field Select one out of next values for pad: MLB_SIG. 0: Open Drain Disabled 1: Open Drain Enabled

Field	Description
2-1 DSE	Drive Strength Field Select one out of next values for pad: MLB_SIG. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: MLB_SIG. 0: Slow Slew Rate 1: Fast Slew Rate

Table 931: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_TX_CLK

Offset 0x0744 (IOMUXC_SW_PAD_CTL_PAD_FEC_TX_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 932: Register IOMUXC_SW_PAD_CTL_PAD_FEC_TX_CLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_TX_CLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_TX_CLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_TX_CLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_TX_CLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_TX_CLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 933: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_RX_CLK

Offset 0x0748 (IOMUXC_SW_PAD_CTL_PAD_FEC_RX_CLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 934: Register IOMUXC_SW_PAD_CTL_PAD_FEC_RX_CLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_RX_CLK. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_RX_CLK. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_RX_CLK. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_RX_CLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_RX_CLK. 0: Slow Slew Rate 1: Fast Slew Rate

Table 935: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_RX_DV

Offset 0x074c (IOMUXC_SW_PAD_CTL_PAD_FEC_RX_DV) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 936: Register IOMUXC_SW_PAD_CTL_PAD_FEC_RX_DV Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_RX_DV. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_RX_DV. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_RX_DV. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_RX_DV. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_RX_DV. 0: Slow Slew Rate 1: Fast Slew Rate

Table 937: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_COL

Offset 0x0750 (IOMUXC_SW_PAD_CTL_PAD_FEC_COL) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 938: Register IOMUXC_SW_PAD_CTL_PAD_FEC_COL Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_COL. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_COL. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_COL. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_COL. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_COL. 0: Slow Slew Rate 1: Fast Slew Rate

Table 939: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA0

Offset 0x0754 (IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 940: Register IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_RDATA0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_RDATA0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_RDATA0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_RDATA0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_RDATA0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 941: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA0

Offset 0x0758 (IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA0) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 942: Register IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA0 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_TDATA0. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_TDATA0. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_TDATA0. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_TDATA0. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_TDATA0. 0: Slow Slew Rate 1: Fast Slew Rate

Table 943: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_TX_EN

Offset 0x075c (IOMUXC_SW_PAD_CTL_PAD_FEC_TX_EN) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 944: Register IOMUXC_SW_PAD_CTL_PAD_FEC_TX_EN Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_TX_EN. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_TX_EN. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_TX_EN. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_TX_EN. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_TX_EN. 0: Slow Slew Rate 1: Fast Slew Rate

Table 945: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_MDC

Offset 0x0760 (IOMUXC_SW_PAD_CTL_PAD_FEC_MDC) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 946: Register IOMUXC_SW_PAD_CTL_PAD_FEC_MDC Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_MDC. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_MDC. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_MDC. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_MDC. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_MDC. 0: Slow Slew Rate 1: Fast Slew Rate

Table 947: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO

Offset 0x0764 (IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0

Table 948: Register IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_MDIO. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_MDIO. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_MDIO. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_MDIO. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_MDIO. 0: Slow Slew Rate 1: Fast Slew Rate

Table 949: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_TX_ERR

Offset 0x0768 (IOMUXC_SW_PAD_CTL_PAD_FEC_TX_ERR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 950: Register IOMUXC_SW_PAD_CTL_PAD_FEC_TX_ERR Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_TX_ERR. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_TX_ERR. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_TX_ERR. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: FEC_TX_ERR. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_TX_ERR. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_TX_ERR. 0: Slow Slew Rate 1: Fast Slew Rate

Table 951: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_RX_ERR

Offset 0x076c (IOMUXC_SW_PAD_CTL_PAD_FEC_RX_ERR) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 952: Register IOMUXC_SW_PAD_CTL_PAD_FEC_RX_ERR Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_RX_ERR. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_RX_ERR. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_RX_ERR. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: FEC_RX_ERR. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_RX_ERR. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_RX_ERR. 0: Slow Slew Rate 1: Fast Slew Rate

Table 953: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_CRS

Offset 0x0770 (IOMUXC_SW_PAD_CTL_PAD_FEC_CRS) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 954: Register IOMUXC_SW_PAD_CTL_PAD_FEC_CRS Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_CRS. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_CRS. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_CRS. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: FEC_CRS. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_CRS. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_CRS. 0: Slow Slew Rate 1: Fast Slew Rate

Table 955: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA1

Offset 0x0774 (IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 956: Register IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_RDATA1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_RDATA1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_RDATA1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: FEC_RDATA1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_RDATA1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_RDATA1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 957: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA1

Offset 0x0778 (IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				ODE	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 958: Register IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA1 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_TDATA1. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_TDATA1. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_TDATA1. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3 ODE	Open Drain Enable Field Select one out of next values for pad: FEC_TDATA1. 0: Open Drain Disabled 1: Open Drain Enabled
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_TDATA1. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_TDATA1. 0: Slow Slew Rate 1: Fast Slew Rate

Table 959: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA2

Offset 0x077c (IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 960: Register IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_RDATA2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_RDATA2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_RDATA2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_RDATA2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_RDATA2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 961: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA2

Offset 0x0780 (IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 962: Register IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA2 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_TDATA2. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_TDATA2. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_TDATA2. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_TDATA2. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_TDATA2. 0: Slow Slew Rate 1: Fast Slew Rate

Table 963: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA3

Offset 0x0784 (IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0

Table 964: Register IOMUXC_SW_PAD_CTL_PAD_FEC_RDATA3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_RDATA3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_RDATA3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_RDATA3. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_RDATA3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_RDATA3. 0: Slow Slew Rate 1: Fast Slew Rate

Table 965: Register: IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA3

Offset 0x0788 (IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	HYS	PULL_KEEP_CTL				0	DSE		SRE
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Table 966: Register IOMUXC_SW_PAD_CTL_PAD_FEC_TDATA3 Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: FEC_TDATA3. 0: 3.3v Drive 1: 1.8v Drive
12-9	Reserved
8 HYS	Hyst. Enable Field Select one out of next values for pad: FEC_TDATA3. 0: Hysteresis Disabled 1: Hysteresis Enabled
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Select one out of next values for pad: FEC_TDATA3. 0xxx: Pull/Keeper Disabled 10xx: Keeper Enabled 1100: Enabled, Pull, 100KOhm Pull Down 1101: Enabled, Pull, 47KOhm Pull Up 1110: Enabled, Pull, 100KOhm Pull Up 1111: Enabled, Pull, 22KOhm Pull Up

Field	Description
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: FEC_TDATA3. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0 SRE	Slew Rate Field Select one out of next values for pad: FEC_TDATA3. 0: Slow Slew Rate 1: Fast Slew Rate

Table 967: Register: IOMUXC_SW_PAD_CTL_PAD_EXT_ARMCLK

Offset 0x078c (IOMUXC_SW_PAD_CTL_PAD_EXT_ARMCLK) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	PULL_KEEP_CTL				0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Table 968: Register IOMUXC_SW_PAD_CTL_PAD_EXT_ARMCLK Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: EXT_ARMCLK. 0: 3.3v Drive 1: 1.8v Drive
12-8	Reserved
7-4 PULL_KEEP_CTL	Pull Up / Down Config., Pull / Keep Enable, Pull / Keep Select Field Next Pad Control Functions are not configurable: PUE PUS (Bits: 6 5 4). Select one out of next values for pad: EXT_ARMCLK. 0XXX: Pull/Keeper Disabled 1XXX: Keeper Enabled
3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: EXT_ARMCLK. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:

Field	Description
0	Reserved

Table 969: Register: IOMUXC_SW_PAD_CTL_PAD_TEST_MODE

Offset 0x0790 (IOMUXC_SW_PAD_CTL_PAD_TEST_MODE) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRIVE_VOLTAGE	0	0	0	0	0	0	0	0	0	0	DSE		0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 970: Register IOMUXC_SW_PAD_CTL_PAD_TEST_MODE Bits Description

Field	Description
31-14	Reserved
13 DRIVE_VOLTAGE	Drive Voltage Select Field Select one out of next values for pad: TEST_MODE. 0: 3.3v Drive 1: 1.8v Drive
12-3	Reserved
2-1 DSE	Drive Strength Field Select one out of next values for pad: TEST_MODE. 00: Nominal Drive Strength 01: High Drive Strength 10: Max Drive Strength 11:
0	Reserved

Table 971: Register: IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP4

Offset 0x0794 (IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP4) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DDR_TYPE		0	0	0	0	0	0	0	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 972: Register IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP4 Bits Description

Field	Description
31-13	Reserved
12-11 DDR_TYPE	DDR Type Field Select one out of next values for group: DDRTYPE_GRP4 (Pads: CAS RAS SDCKE0 SDCKE1 SDCLK SDWE). 00: Mobile DDR type 01: 3.3v SDRAM type 10: DDR2 type 11:
10-0	Reserved

Table 973: Register: IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP5

Offset 0x0798 (IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP5) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DDR_TYPE		0	0	0	0	0	0	0	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 974: Register IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP5 Bits Description

Field	Description
31-13	Reserved
12-11 DDR_TYPE	DDR Type Field Select one out of next values for group: DDRTYPE_GRP5 (Pads: SDQS0 SDQS1 SDQS2 SDQS3). 00: Mobile DDR type 01: 3.3v SDRAM type 10: DDR2 type 11:
10-0	Reserved

Table 975: Register: IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP1

Offset 0x079c (IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP1) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DDR_TYPE		0	0	0	0	0	0	0	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 976: Register IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP1 Bits Description

Field	Description
31-13	Reserved
12-11 DDR_TYPE	DDR Type Field Select one out of next values for group: DDRTYPE_GRP1 (Pads: SDBA0 SDBA1). 00: Mobile DDR type 01: 3.3v SDRAM type 10: DDR2 type 11:
10-0	Reserved

Table 977: Register: IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP2

Offset 0x07a0 (IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP2) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DDR_TYPE		0	0	0	0	0	0	0	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 978: Register IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP2 Bits Description

Field	Description
31-13	Reserved
12-11 DDR_TYPE	DDR Type Field Select one out of next values for group: DDRTYPE_GRP2 (Pads: SD0 SD1 SD10 SD11 SD12 SD13 SD14 SD15 SD16 SD17 SD18 SD19 SD2 SD20 SD21 SD22 SD23 SD24 SD25 SD26 SD27 SD28 SD29 SD3 SD30 SD31 SD4 SD5 SD6 SD7 SD8 SD9). 00: Mobile DDR type 01: 3.3v SDRAM type 10: DDR2 type 11:
10-0	Reserved

Table 979: Register: IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP3

Offset 0x07a4 (IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP3) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DDR_TYPE	0	0	0	0	0	0	0	0	0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 980: Register IOMUXC_SW_PAD_CTL_GRP_DDRTYPE_GRP3 Bits Description

Field	Description
31-13	Reserved
12-11 DDR_TYPE	DDR Type Field Select one out of next values for group: DDRTYPE_GRP3 (Pads: A0 A1 A11 A12 A13 A2 A3 A4 A5 A6 A7 A8 A9 BCLK CS2 CS3 DQM0 DQM1 DQM2 DQM3 MA10). 00: Mobile DDR type 01: 3.3v SDRAM type 10: DDR2 type 11:
10-0	Reserved

Table 981: Register: IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT

Offset 0x07a8 (IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 982: Register IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p5_input_rxclk_amx 0: Selecting Pad: HCKT for Mode: ALT1. 1: Selecting Pad: RTS2 for Mode: ALT6.

Table 983: Register: IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT

Offset 0x07ac (IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 984: Register IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p5_input_rxfs_amx 0: Selecting Pad: HCKR for Mode: ALT1. 1: Selecting Pad: CTS2 for Mode: ALT6.

Table 985: Register: IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT

Offset 0x07b0 (IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 986: Register IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p6_input_da_amx 0: Selecting Pad: ATA_DATA7 for Mode: ALT3. 1: Selecting Pad: FEC_TDATA2 for Mode: ALT2.

Table 987: Register: IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT

Offset 0x07b4 (IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 988: Register IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p6_input_db_amx 0: Selecting Pad: ATA_DATA6 for Mode: ALT3. 1: Selecting Pad: FEC_RDATA2 for Mode: ALT2.

Table 989: Register: IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT

Offset 0x07b8 (IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 990: Register IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p6_input_rxclk_amx 0: Selecting Pad: ATA_DATA10 for Mode: ALT3. 1: Selecting Pad: FEC_RDATA1 for Mode: ALT2.

Table 991: Register: IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT

Offset 0x07bc (IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 992: Register IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p6_input_rxfs_amx 0: Selecting Pad: ATA_DATA11 for Mode: ALT3. 1: Selecting Pad: FEC_TDATA1 for Mode: ALT2.

Table 993: Register: IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT

Offset 0x07c0 (IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 994: Register IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p6_input_txclk_amx 0: Selecting Pad: ATA_DATA8 for Mode: ALT3. 1: Selecting Pad: FEC_RDATA3 for Mode: ALT2.

Table 995: Register: IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT

Offset 0x07c4 (IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 996: Register IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: audmux, In Pin: p6_input_txfs_amx 0: Selecting Pad: ATA_DATA9 for Mode: ALT3. 1: Selecting Pad: FEC_TDATA3 for Mode: ALT2.

Table 997: Register: IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT

Offset 0x07c8 (IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 998: Register IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: can1, In Pin: ipp_ind_canrx 00: Selecting Pad: I2C2_DAT for Mode: ALT1. 01: Selecting Pad: SD2_DATA2 for Mode: ALT2. 10: Selecting Pad: ATA_DATA7 for Mode: ALT1.

Table 999: Register: IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT

Offset 0x07cc (IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1000: Register IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: can2, In Pin: ipp_ind_canrx 00: Selecting Pad: TX4_RX1 for Mode: ALT3. 01: Selecting Pad: RTS2 for Mode: ALT2. 10: Selecting Pad: FEC_MDIO for Mode: ALT1.

Table 1001: Register: IOMUXC_CCM_IPP_32K_MUXED_IN_SELECT_INPUT

Offset 0x07d0 (IOMUXC_CCM_IPP_32K_MUXED_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1002: Register IOMUXC_CCM_IPP_32K_MUXED_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ccm, In Pin: ipp_32k_muxed_in 0: Selecting Pad: CAPTURE for Mode: ALT4. 1: Selecting Pad: CSPI1_SS1 for Mode: ALT2.

Table 1003: Register: IOMUXC_CCM_IPP_PMIC_RDY_SELECT_INPUT

Offset 0x07d4 (IOMUXC_CCM_IPP_PMIC_RDY_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1004: Register IOMUXC_CCM_IPP_PMIC_RDY_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ccm, In Pin: ipp_pmic_rdy 0: Selecting Pad: GPIO1_0 for Mode: ALT1. 1: Selecting Pad: TX1 for Mode: ALT1.

Table 1005: Register: IOMUXC_CSPI1_IPP_IND_SS2_B_SELECT_INPUT

Offset 0x07d8 (IOMUXC_CSPI1_IPP_IND_SS2_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1006: Register IOMUXC_CSPI1_IPP_IND_SS2_B_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi1, In Pin: ipp_ind_ss2_b 00: Selecting Pad: GPIO1_1 for Mode: ALT3. 01: Selecting Pad: CS5 for Mode: ALT2. 10: Selecting Pad: TX1 for Mode: ALT2.

Table 1007: Register: IOMUXC_CSPI1_IPP_IND_SS3_B_SELECT_INPUT

Offset 0x07dc (IOMUXC_CSPI1_IPP_IND_SS3_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1008: Register IOMUXC_CSPI1_IPP_IND_SS3_B_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi1, In Pin: ipp_ind_ss3_b 0: Selecting Pad: TX0 for Mode: ALT2. 1: Selecting Pad: ATA_CS0 for Mode: ALT1.

Table 1009: Register: IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT

Offset 0x07e0 (IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1010: Register IOMUXC_CSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_cspi_clk_in 00: Selecting Pad: SCK5 for Mode: ALT2. 01: Selecting Pad: RTS1 for Mode: ALT1. 10: Selecting Pad: ATA_DATA3 for Mode: ALT4. 11: Selecting Pad: FEC_RX_DV for Mode: ALT4.

Table 1011: Register: IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT

Offset 0x07e4 (IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1012: Register IOMUXC_CSPI2_IPP_IND_DATAREADY_B_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_ind_dataready_b 00: Selecting Pad: STXFS5 for Mode: ALT2. 01: Selecting Pad: CTS1 for Mode: ALT1. 10: Selecting Pad: ATA_RESET_B for Mode: ALT4. 11: Selecting Pad: FEC_COL for Mode: ALT4.

Table 1013: Register: IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT

Offset 0x07e8 (IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1014: Register IOMUXC_CSPI2_IPP_IND_MISO_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_ind_miso 00: Selecting Pad: SRXD5 for Mode: ALT2. 01: Selecting Pad: TXD1 for Mode: ALT1. 10: Selecting Pad: ATA_DMACK for Mode: ALT4. 11: Selecting Pad: FEC_RX_CLK for Mode: ALT4.

Table 1015: Register: IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT

Offset 0x07ec (IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1016: Register IOMUXC_CSPI2_IPP_IND_MOSI_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_ind_mosi 00: Selecting Pad: STXD5 for Mode: ALT2. 01: Selecting Pad: RXD1 for Mode: ALT1. 10: Selecting Pad: ATA_DIOW for Mode: ALT4. 11: Selecting Pad: FEC_TX_CLK for Mode: ALT4.

Table 1017: Register: IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT

Offset 0x07f0 (IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1018: Register IOMUXC_CSPI2_IPP_IND_SS0_B_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_ind_ss0_b 00: Selecting Pad: HCKR for Mode: ALT2. 01: Selecting Pad: ATA_CS1 for Mode: ALT4. 10: Selecting Pad: FEC_RDATA0 for Mode: ALT4.

Table 1019: Register: IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT

Offset 0x07f4 (IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1020: Register IOMUXC_CSPI2_IPP_IND_SS1_B_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_ind_ss1_b 00: Selecting Pad: CAPTURE for Mode: ALT2. 01: Selecting Pad: ATA_DIOR for Mode: ALT4. 10: Selecting Pad: FEC_TDATA0 for Mode: ALT4.

Table 1021: Register: IOMUXC_CSPI2_IPP_IND_SS2_B_SELECT_INPUT

Offset 0x07f8 (IOMUXC_CSPI2_IPP_IND_SS2_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1022: Register IOMUXC_CSPI2_IPP_IND_SS2_B_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_ind_ss2_b 0: Selecting Pad: CS5 for Mode: ALT1. 1: Selecting Pad: TX5_RX0 for Mode: ALT2.

Table 1023: Register: IOMUXC_CSPI2_IPP_IND_SS3_B_SELECT_INPUT

Offset 0x07fc (IOMUXC_CSPI2_IPP_IND_SS3_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1024: Register IOMUXC_CSPI2_IPP_IND_SS3_B_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: cspi2, In Pin: ipp_ind_ss3_b 0: Selecting Pad: TX4_RX1 for Mode: ALT2. 1: Selecting Pad: CSPI1_SS0 for Mode: ALT2.

Table 1025: Register: IOMUXC_EMI_IPP_IND_WEIM_DTACK_B_SELECT_INPUT

Offset 0x0800 (IOMUXC_EMI_IPP_IND_WEIM_DTACK_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1026: Register IOMUXC_EMI_IPP_IND_WEIM_DTACK_B_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: emi, In Pin: ipp_ind_weim_dtack_b 0: Selecting Pad: CS4 for Mode: ALT1. 1: Selecting Pad: TX0 for Mode: ALT3.

Table 1027: Register: IOMUXC_ESDHC1_IPP_DAT4_IN_SELECT_INPUT

Offset 0x0804 (IOMUXC_ESDHC1_IPP_DAT4_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1028: Register IOMUXC_ESDHC1_IPP_DAT4_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc1, In Pin: ipp_dat4_in 0: Selecting Pad: SD2_CMD for Mode: ALT2. 1: Selecting Pad: FEC_TX_CLK for Mode: ALT1.

Table 1029: Register: IOMUXC_ESDHC1_IPP_DAT5_IN_SELECT_INPUT

Offset 0x0808 (IOMUXC_ESDHC1_IPP_DAT5_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1030: Register IOMUXC_ESDHC1_IPP_DAT5_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc1, In Pin: ipp_dat5_in 0: Selecting Pad: SD2_CLK for Mode: ALT2. 1: Selecting Pad: FEC_RX_CLK for Mode: ALT1.

Table 1031: Register: IOMUXC_ESDHC1_IPP_DAT6_IN_SELECT_INPUT

Offset 0x080c (IOMUXC_ESDHC1_IPP_DAT6_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1032: Register IOMUXC_ESDHC1_IPP_DAT6_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc1, In Pin: ipp_dat6_in 0: Selecting Pad: SD2_DATA0 for Mode: ALT2. 1: Selecting Pad: FEC_RX_DV for Mode: ALT1.

Table 1033: Register: IOMUXC_ESDHC1_IPP_DAT7_IN_SELECT_INPUT

Offset 0x0810 (IOMUXC_ESDHC1_IPP_DAT7_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1034: Register IOMUXC_ESDHC1_IPP_DAT7_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc1, In Pin: ipp_dat7_in 0: Selecting Pad: SD2_DATA1 for Mode: ALT2. 1: Selecting Pad: FEC_COL for Mode: ALT1.

Table 1035: Register: IOMUXC_ESDHC3_IPP_CARD_CLK_IN_SELECT_INPUT

Offset 0x0814 (IOMUXC_ESDHC3_IPP_CARD_CLK_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1036: Register IOMUXC_ESDHC3_IPP_CARD_CLK_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc3, In Pin: ipp_card_clk_in 0: Selecting Pad: LD19 for Mode: ALT3. 1: Selecting Pad: ATA_DATA3 for Mode: ALT1.

Table 1037: Register: IOMUXC_ESDHC3_IPP_CMD_IN_SELECT_INPUT

Offset 0x0818 (IOMUXC_ESDHC3_IPP_CMD_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1038: Register IOMUXC_ESDHC3_IPP_CMD_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc3, In Pin: ipp_cmd_in 0: Selecting Pad: LD18 for Mode: ALT3. 1: Selecting Pad: ATA_DATA4 for Mode: ALT1.

Table 1039: Register: IOMUXC_ESDHC3_IPP_DAT0_IN_SELECT_INPUT

Offset 0x081c (IOMUXC_ESDHC3_IPP_DAT0_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1040: Register IOMUXC_ESDHC3_IPP_DAT0_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc3, In Pin: ipp_dat0_in 0: Selecting Pad: LD20 for Mode: ALT3. 1: Selecting Pad: ATA_DIOR for Mode: ALT1.

Table 1041: Register: IOMUXC_ESDHC3_IPP_DAT1_IN_SELECT_INPUT

Offset 0x0820 (IOMUXC_ESDHC3_IPP_DAT1_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1042: Register IOMUXC_ESDHC3_IPP_DAT1_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc3, In Pin: ipp_dat1_in 0: Selecting Pad: LD21 for Mode: ALT3. 1: Selecting Pad: ATA_DIOW for Mode: ALT1.

Table 1043: Register: IOMUXC_ESDHC3_IPP_DAT2_IN_SELECT_INPUT

Offset 0x0824 (IOMUXC_ESDHC3_IPP_DAT2_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1044: Register IOMUXC_ESDHC3_IPP_DAT2_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc3, In Pin: ipp_dat2_in 0: Selecting Pad: LD22 for Mode: ALT3. 1: Selecting Pad: ATA_DMACK for Mode: ALT1.

Table 1045: Register: IOMUXC_ESDHC3_IPP_DAT3_IN_SELECT_INPUT

Offset 0x0828 (IOMUXC_ESDHC3_IPP_DAT3_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1046: Register IOMUXC_ESDHC3_IPP_DAT3_IN_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: esdhc3, In Pin: ipp_dat3_in 0: Selecting Pad: LD23 for Mode: ALT3. 1: Selecting Pad: ATA_RESET_B for Mode: ALT1.

Table 1047: Register: IOMUXC_GPIO1_IPP_IND_G_IN_0_SELECT_INPUT

Offset 0x082c (IOMUXC_GPIO1_IPP_IND_G_IN_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1048: Register IOMUXC_GPIO1_IPP_IND_G_IN_0_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[0] 00: Selecting Pad: GPIO1_0 for Mode: ALT0. 01: Selecting Pad: STXD5 for Mode: ALT5. 10: Selecting Pad: D3_DRDY for Mode: ALT5.

Table 1049: Register: IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT

Offset 0x0830 (IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1050: Register IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[10] 0: Selecting Pad: TX5_RX0 for Mode: ALT5. 1: Selecting Pad: SD1_DATA2 for Mode: ALT5.

Table 1051: Register: IOMUXC_GPIO1_IPP_IND_G_IN_11_SELECT_INPUT

Offset 0x0834 (IOMUXC_GPIO1_IPP_IND_G_IN_11_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1052: Register IOMUXC_GPIO1_IPP_IND_G_IN_11_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[11] 0: Selecting Pad: TX4_RX1 for Mode: ALT5. 1: Selecting Pad: SD1_DATA3 for Mode: ALT5.

Table 1053: Register: IOMUXC_GPIO1_IPP_IND_G_IN_1_SELECT_INPUT

Offset 0x0838 (IOMUXC_GPIO1_IPP_IND_G_IN_1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1054: Register IOMUXC_GPIO1_IPP_IND_G_IN_1_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[1] 00: Selecting Pad: GPIO1_1 for Mode: ALT0. 01: Selecting Pad: SRXD5 for Mode: ALT5. 10: Selecting Pad: CONTRAST for Mode: ALT5.

Table 1055: Register: IOMUXC_GPIO1_IPP_IND_G_IN_20_SELECT_INPUT

Offset 0x083c (IOMUXC_GPIO1_IPP_IND_G_IN_20_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1056: Register IOMUXC_GPIO1_IPP_IND_G_IN_20_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[20] 0: Selecting Pad: CS4 for Mode: ALT5. 1: Selecting Pad: CSI_D8 for Mode: ALT5.

Table 1057: Register: IOMUXC_GPIO1_IPP_IND_G_IN_21_SELECT_INPUT

Offset 0x0840 (IOMUXC_GPIO1_IPP_IND_G_IN_21_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1058: Register IOMUXC_GPIO1_IPP_IND_G_IN_21_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[21] 0: Selecting Pad: CS5 for Mode: ALT5. 1: Selecting Pad: CSI_D9 for Mode: ALT5.

Table 1059: Register: IOMUXC_GPIO1_IPP_IND_G_IN_22_SELECT_INPUT

Offset 0x0844 (IOMUXC_GPIO1_IPP_IND_G_IN_22_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1060: Register IOMUXC_GPIO1_IPP_IND_G_IN_22_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[22] 0: Selecting Pad: NF_CE0 for Mode: ALT5. 1: Selecting Pad: CSI_D10 for Mode: ALT5.

Table 1061: Register: IOMUXC_GPIO1_IPP_IND_G_IN_2_SELECT_INPUT

Offset 0x0848 (IOMUXC_GPIO1_IPP_IND_G_IN_2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1062: Register IOMUXC_GPIO1_IPP_IND_G_IN_2_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[2] 0: Selecting Pad: SCK5 for Mode: ALT5. 1: Selecting Pad: D3_VSYNC for Mode: ALT5.

Table 1063: Register: IOMUXC_GPIO1_IPP_IND_G_IN_3_SELECT_INPUT

Offset 0x084c (IOMUXC_GPIO1_IPP_IND_G_IN_3_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1064: Register IOMUXC_GPIO1_IPP_IND_G_IN_3_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[3] 0: Selecting Pad: STXFS5 for Mode: ALT5. 1: Selecting Pad: D3_REV for Mode: ALT5.

Table 1065: Register: IOMUXC_GPIO1_IPP_IND_G_IN_4_SELECT_INPUT

Offset 0x0850 (IOMUXC_GPIO1_IPP_IND_G_IN_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1066: Register IOMUXC_GPIO1_IPP_IND_G_IN_4_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[4] 00: Selecting Pad: CAPTURE for Mode: ALT5. 01: Selecting Pad: SCKR for Mode: ALT5. 10: Selecting Pad: D3_CLS for Mode: ALT5.

Table 1067: Register: IOMUXC_GPIO1_IPP_IND_G_IN_5_SELECT_INPUT

Offset 0x0854 (IOMUXC_GPIO1_IPP_IND_G_IN_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1068: Register IOMUXC_GPIO1_IPP_IND_G_IN_5_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[5] 00: Selecting Pad: COMPARE for Mode: ALT5. 01: Selecting Pad: FSR for Mode: ALT5. 10: Selecting Pad: D3_SPL for Mode: ALT5.

Table 1069: Register: IOMUXC_GPIO1_IPP_IND_G_IN_6_SELECT_INPUT

Offset 0x0858 (IOMUXC_GPIO1_IPP_IND_G_IN_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1070: Register IOMUXC_GPIO1_IPP_IND_G_IN_6_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[6] 00: Selecting Pad: WDOG_RST for Mode: ALT5. 01: Selecting Pad: HCKR for Mode: ALT5. 10: Selecting Pad: SD1_CMD for Mode: ALT5.

Table 1071: Register: IOMUXC_GPIO1_IPP_IND_G_IN_7_SELECT_INPUT

Offset 0x085c (IOMUXC_GPIO1_IPP_IND_G_IN_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1072: Register IOMUXC_GPIO1_IPP_IND_G_IN_7_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[7] 00: Selecting Pad: VSTBY for Mode: ALT5. 01: Selecting Pad: SCKT for Mode: ALT5. 10: Selecting Pad: SD1_CLK for Mode: ALT5.

Table 1073: Register: IOMUXC_GPIO1_IPP_IND_G_IN_8_SELECT_INPUT

Offset 0x0860 (IOMUXC_GPIO1_IPP_IND_G_IN_8_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1074: Register IOMUXC_GPIO1_IPP_IND_G_IN_8_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[8] 00: Selecting Pad: CLKO for Mode: ALT5. 01: Selecting Pad: FST for Mode: ALT5. 10: Selecting Pad: SD1_DATA0 for Mode: ALT5.

Table 1075: Register: IOMUXC_GPIO1_IPP_IND_G_IN_9_SELECT_INPUT

Offset 0x0864 (IOMUXC_GPIO1_IPP_IND_G_IN_9_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1076: Register IOMUXC_GPIO1_IPP_IND_G_IN_9_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio1, In Pin: ipp_ind_g_in[9] 0: Selecting Pad: HCKT for Mode: ALT5. 1: Selecting Pad: SD1_DATA1 for Mode: ALT5.

Table 1077: Register: IOMUXC_GPIO2_IPP_IND_G_IN_0_SELECT_INPUT

Offset 0x0868 (IOMUXC_GPIO2_IPP_IND_G_IN_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1078: Register IOMUXC_GPIO2_IPP_IND_G_IN_0_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[0] 00: Selecting Pad: GPIO2_0 for Mode: ALT0. 01: Selecting Pad: LD0 for Mode: ALT5. 10: Selecting Pad: SD2_CMD for Mode: ALT5.

Table 1079: Register: IOMUXC_GPIO2_IPP_IND_G_IN_10_SELECT_INPUT

Offset 0x086c (IOMUXC_GPIO2_IPP_IND_G_IN_10_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1080: Register IOMUXC_GPIO2_IPP_IND_G_IN_10_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[10] 0: Selecting Pad: LD10 for Mode: ALT5. 1: Selecting Pad: ATA_DMACK for Mode: ALT5.

Table 1081: Register: IOMUXC_GPIO2_IPP_IND_G_IN_11_SELECT_INPUT

Offset 0x0870 (IOMUXC_GPIO2_IPP_IND_G_IN_11_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1082: Register IOMUXC_GPIO2_IPP_IND_G_IN_11_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[11] 0: Selecting Pad: LD11 for Mode: ALT5. 1: Selecting Pad: ATA_RESET_B for Mode: ALT5.

Table 1083: Register: IOMUXC_GPIO2_IPP_IND_G_IN_12_SELECT_INPUT

Offset 0x0874 (IOMUXC_GPIO2_IPP_IND_G_IN_12_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1084: Register IOMUXC_GPIO2_IPP_IND_G_IN_12_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[12] 0: Selecting Pad: LD12 for Mode: ALT5. 1: Selecting Pad: ATA_IORDY for Mode: ALT5.

Table 1085: Register: IOMUXC_GPIO2_IPP_IND_G_IN_13_SELECT_INPUT

Offset 0x0878 (IOMUXC_GPIO2_IPP_IND_G_IN_13_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1086: Register IOMUXC_GPIO2_IPP_IND_G_IN_13_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[13] 0: Selecting Pad: LD13 for Mode: ALT5. 1: Selecting Pad: ATA_DATA0 for Mode: ALT5.

Table 1087: Register: IOMUXC_GPIO2_IPP_IND_G_IN_14_SELECT_INPUT

Offset 0x087c (IOMUXC_GPIO2_IPP_IND_G_IN_14_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1088: Register IOMUXC_GPIO2_IPP_IND_G_IN_14_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[14] 0: Selecting Pad: LD14 for Mode: ALT5. 1: Selecting Pad: ATA_DATA1 for Mode: ALT5.

Table 1089: Register: IOMUXC_GPIO2_IPP_IND_G_IN_15_SELECT_INPUT

Offset 0x0880 (IOMUXC_GPIO2_IPP_IND_G_IN_15_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1090: Register IOMUXC_GPIO2_IPP_IND_G_IN_15_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[15] 0: Selecting Pad: LD15 for Mode: ALT5. 1: Selecting Pad: ATA_DATA2 for Mode: ALT5.

Table 1091: Register: IOMUXC_GPIO2_IPP_IND_G_IN_16_SELECT_INPUT

Offset 0x0884 (IOMUXC_GPIO2_IPP_IND_G_IN_16_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1092: Register IOMUXC_GPIO2_IPP_IND_G_IN_16_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[16] 0: Selecting Pad: LD16 for Mode: ALT5. 1: Selecting Pad: ATA_DATA3 for Mode: ALT5.

Table 1093: Register: IOMUXC_GPIO2_IPP_IND_G_IN_17_SELECT_INPUT

Offset 0x0888 (IOMUXC_GPIO2_IPP_IND_G_IN_17_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1094: Register IOMUXC_GPIO2_IPP_IND_G_IN_17_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[17] 0: Selecting Pad: LD17 for Mode: ALT5. 1: Selecting Pad: ATA_DATA4 for Mode: ALT5.

Table 1095: Register: IOMUXC_GPIO2_IPP_IND_G_IN_18_SELECT_INPUT

Offset 0x088c (IOMUXC_GPIO2_IPP_IND_G_IN_18_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1096: Register IOMUXC_GPIO2_IPP_IND_G_IN_18_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[18] 0: Selecting Pad: NFWE_B for Mode: ALT5. 1: Selecting Pad: ATA_DATA5 for Mode: ALT5.

Table 1097: Register: IOMUXC_GPIO2_IPP_IND_G_IN_19_SELECT_INPUT

Offset 0x0890 (IOMUXC_GPIO2_IPP_IND_G_IN_19_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1098: Register IOMUXC_GPIO2_IPP_IND_G_IN_19_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[19] 0: Selecting Pad: NFRE_B for Mode: ALT5. 1: Selecting Pad: ATA_DATA6 for Mode: ALT5.

Table 1099: Register: IOMUXC_GPIO2_IPP_IND_G_IN_1_SELECT_INPUT

Offset 0x0894 (IOMUXC_GPIO2_IPP_IND_G_IN_1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1100: Register IOMUXC_GPIO2_IPP_IND_G_IN_1_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[1] 0: Selecting Pad: LD1 for Mode: ALT5. 1: Selecting Pad: SD2_CLK for Mode: ALT5.

Table 1101: Register: IOMUXC_GPIO2_IPP_IND_G_IN_20_SELECT_INPUT

Offset 0x0898 (IOMUXC_GPIO2_IPP_IND_G_IN_20_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1102: Register IOMUXC_GPIO2_IPP_IND_G_IN_20_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[20] 0: Selecting Pad: NFALE for Mode: ALT5. 1: Selecting Pad: ATA_DATA7 for Mode: ALT5.

Table 1103: Register: IOMUXC_GPIO2_IPP_IND_G_IN_21_SELECT_INPUT

Offset 0x089c (IOMUXC_GPIO2_IPP_IND_G_IN_21_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1104: Register IOMUXC_GPIO2_IPP_IND_G_IN_21_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[21] 0: Selecting Pad: NFCLE for Mode: ALT5. 1: Selecting Pad: ATA_DATA8 for Mode: ALT5.

Table 1105: Register: IOMUXC_GPIO2_IPP_IND_G_IN_22_SELECT_INPUT

Offset 0x08a0 (IOMUXC_GPIO2_IPP_IND_G_IN_22_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1106: Register IOMUXC_GPIO2_IPP_IND_G_IN_22_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[22] 0: Selecting Pad: NFWP_B for Mode: ALT5. 1: Selecting Pad: ATA_DATA9 for Mode: ALT5.

Table 1107: Register: IOMUXC_GPIO2_IPP_IND_G_IN_23_SELECT_INPUT

Offset 0x08a4 (IOMUXC_GPIO2_IPP_IND_G_IN_23_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1108: Register IOMUXC_GPIO2_IPP_IND_G_IN_23_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[23] 0: Selecting Pad: NFRB for Mode: ALT5. 1: Selecting Pad: ATA_DATA10 for Mode: ALT5.

Table 1109: Register: IOMUXC_GPIO2_IPP_IND_G_IN_24_SELECT_INPUT

Offset 0x08a8 (IOMUXC_GPIO2_IPP_IND_G_IN_24_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1110: Register IOMUXC_GPIO2_IPP_IND_G_IN_24_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[24] 0: Selecting Pad: I2C1_CLK for Mode: ALT5. 1: Selecting Pad: ATA_DATA11 for Mode: ALT5.

Table 1111: Register: IOMUXC_GPIO2_IPP_IND_G_IN_25_SELECT_INPUT

Offset 0x08ac (IOMUXC_GPIO2_IPP_IND_G_IN_25_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1112: Register IOMUXC_GPIO2_IPP_IND_G_IN_25_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[25] 0: Selecting Pad: I2C1_DAT for Mode: ALT5. 1: Selecting Pad: ATA_DATA12 for Mode: ALT5.

Table 1113: Register: IOMUXC_GPIO2_IPP_IND_G_IN_26_SELECT_INPUT

Offset 0x08b0 (IOMUXC_GPIO2_IPP_IND_G_IN_26_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1114: Register IOMUXC_GPIO2_IPP_IND_G_IN_26_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[26] 0: Selecting Pad: I2C2_CLK for Mode: ALT5. 1: Selecting Pad: ATA_DATA13 for Mode: ALT5.

Table 1115: Register: IOMUXC_GPIO2_IPP_IND_G_IN_27_SELECT_INPUT

Offset 0x08b4 (IOMUXC_GPIO2_IPP_IND_G_IN_27_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1116: Register IOMUXC_GPIO2_IPP_IND_G_IN_27_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[27] 0: Selecting Pad: I2C2_DAT for Mode: ALT5. 1: Selecting Pad: ATA_DATA14 for Mode: ALT5.

Table 1117: Register: IOMUXC_GPIO2_IPP_IND_G_IN_28_SELECT_INPUT

Offset 0x08b8 (IOMUXC_GPIO2_IPP_IND_G_IN_28_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1118: Register IOMUXC_GPIO2_IPP_IND_G_IN_28_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[28] 0: Selecting Pad: STXD4 for Mode: ALT5. 1: Selecting Pad: ATA_DATA15 for Mode: ALT5.

Table 1119: Register: IOMUXC_GPIO2_IPP_IND_G_IN_29_SELECT_INPUT

Offset 0x08bc (IOMUXC_GPIO2_IPP_IND_G_IN_29_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1120: Register IOMUXC_GPIO2_IPP_IND_G_IN_29_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[29] 0: Selecting Pad: SRXD4 for Mode: ALT5. 1: Selecting Pad: ATA_INTRQ for Mode: ALT5.

Table 1121: Register: IOMUXC_GPIO2_IPP_IND_G_IN_2_SELECT_INPUT

Offset 0x08c0 (IOMUXC_GPIO2_IPP_IND_G_IN_2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1122: Register IOMUXC_GPIO2_IPP_IND_G_IN_2_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[2] 0: Selecting Pad: LD2 for Mode: ALT5. 1: Selecting Pad: SD2_DATA0 for Mode: ALT5.

Table 1123: Register: IOMUXC_GPIO2_IPP_IND_G_IN_30_SELECT_INPUT

Offset 0x08c4 (IOMUXC_GPIO2_IPP_IND_G_IN_30_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1124: Register IOMUXC_GPIO2_IPP_IND_G_IN_30_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[30] 0: Selecting Pad: SCK4 for Mode: ALT5. 1: Selecting Pad: ATA_BUFF_EN for Mode: ALT5.

Table 1125: Register: IOMUXC_GPIO2_IPP_IND_G_IN_31_SELECT_INPUT

Offset 0x08c8 (IOMUXC_GPIO2_IPP_IND_G_IN_31_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1126: Register IOMUXC_GPIO2_IPP_IND_G_IN_31_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[31] 0: Selecting Pad: STXFS4 for Mode: ALT5. 1: Selecting Pad: ATA_DMARQ for Mode: ALT5.

Table 1127: Register: IOMUXC_GPIO2_IPP_IND_G_IN_3_SELECT_INPUT

Offset 0x08cc (IOMUXC_GPIO2_IPP_IND_G_IN_3_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1128: Register IOMUXC_GPIO2_IPP_IND_G_IN_3_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[3] 0: Selecting Pad: LD3 for Mode: ALT5. 1: Selecting Pad: SD2_DATA1 for Mode: ALT5.

Table 1129: Register: IOMUXC_GPIO2_IPP_IND_G_IN_4_SELECT_INPUT

Offset 0x08d0 (IOMUXC_GPIO2_IPP_IND_G_IN_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1130: Register IOMUXC_GPIO2_IPP_IND_G_IN_4_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[4] 0: Selecting Pad: LD4 for Mode: ALT5. 1: Selecting Pad: SD2_DATA2 for Mode: ALT5.

Table 1131: Register: IOMUXC_GPIO2_IPP_IND_G_IN_5_SELECT_INPUT

Offset 0x08d4 (IOMUXC_GPIO2_IPP_IND_G_IN_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1132: Register IOMUXC_GPIO2_IPP_IND_G_IN_5_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[5] 0: Selecting Pad: LD5 for Mode: ALT5. 1: Selecting Pad: SD2_DATA3 for Mode: ALT5.

Table 1133: Register: IOMUXC_GPIO2_IPP_IND_G_IN_6_SELECT_INPUT

Offset 0x08d8 (IOMUXC_GPIO2_IPP_IND_G_IN_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1134: Register IOMUXC_GPIO2_IPP_IND_G_IN_6_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[6] 0: Selecting Pad: LD6 for Mode: ALT5. 1: Selecting Pad: ATA_CS0 for Mode: ALT5.

Table 1135: Register: IOMUXC_GPIO2_IPP_IND_G_IN_7_SELECT_INPUT

Offset 0x08dc (IOMUXC_GPIO2_IPP_IND_G_IN_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1136: Register IOMUXC_GPIO2_IPP_IND_G_IN_7_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[7] 0: Selecting Pad: LD7 for Mode: ALT5. 1: Selecting Pad: ATA_CS1 for Mode: ALT5.

Table 1137: Register: IOMUXC_GPIO2_IPP_IND_G_IN_8_SELECT_INPUT

Offset 0x08e0 (IOMUXC_GPIO2_IPP_IND_G_IN_8_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1138: Register IOMUXC_GPIO2_IPP_IND_G_IN_8_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[8] 0: Selecting Pad: LD8 for Mode: ALT5. 1: Selecting Pad: ATA_DIOR for Mode: ALT5.

Table 1139: Register: IOMUXC_GPIO2_IPP_IND_G_IN_9_SELECT_INPUT

Offset 0x08e4 (IOMUXC_GPIO2_IPP_IND_G_IN_9_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1140: Register IOMUXC_GPIO2_IPP_IND_G_IN_9_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio2, In Pin: ipp_ind_g_in[9] 0: Selecting Pad: LD9 for Mode: ALT5. 1: Selecting Pad: ATA_DIOW for Mode: ALT5.

Table 1141: Register: IOMUXC_GPIO3_IPP_IND_G_IN_0_SELECT_INPUT

Offset 0x08e8 (IOMUXC_GPIO3_IPP_IND_G_IN_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1142: Register IOMUXC_GPIO3_IPP_IND_G_IN_0_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[0] 0: Selecting Pad: GPIO3_0 for Mode: ALT0. 1: Selecting Pad: ATA_DA0 for Mode: ALT5.

Table 1143: Register: IOMUXC_GPIO3_IPP_IND_G_IN_10_SELECT_INPUT

Offset 0x08ec (IOMUXC_GPIO3_IPP_IND_G_IN_10_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1144: Register IOMUXC_GPIO3_IPP_IND_G_IN_10_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[10] 0: Selecting Pad: RXD2 for Mode: ALT5. 1: Selecting Pad: FEC_RDATA0 for Mode: ALT5.

Table 1145: Register: IOMUXC_GPIO3_IPP_IND_G_IN_11_SELECT_INPUT

Offset 0x08f0 (IOMUXC_GPIO3_IPP_IND_G_IN_11_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1146: Register IOMUXC_GPIO3_IPP_IND_G_IN_11_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[11] 0: Selecting Pad: TXD2 for Mode: ALT5. 1: Selecting Pad: FEC_TDATA0 for Mode: ALT5.

Table 1147: Register: IOMUXC_GPIO3_IPP_IND_G_IN_12_SELECT_INPUT

Offset 0x08f4 (IOMUXC_GPIO3_IPP_IND_G_IN_12_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1148: Register IOMUXC_GPIO3_IPP_IND_G_IN_12_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[12] 0: Selecting Pad: RTS2 for Mode: ALT5. 1: Selecting Pad: FEC_TX_EN for Mode: ALT5.

Table 1149: Register: IOMUXC_GPIO3_IPP_IND_G_IN_13_SELECT_INPUT

Offset 0x08f8 (IOMUXC_GPIO3_IPP_IND_G_IN_13_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1150: Register IOMUXC_GPIO3_IPP_IND_G_IN_13_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[13] 0: Selecting Pad: CTS2 for Mode: ALT5. 1: Selecting Pad: FEC_MDC for Mode: ALT5.

Table 1151: Register: IOMUXC_GPIO3_IPP_IND_G_IN_14_SELECT_INPUT

Offset 0x08fc (IOMUXC_GPIO3_IPP_IND_G_IN_14_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1152: Register IOMUXC_GPIO3_IPP_IND_G_IN_14_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[14] 0: Selecting Pad: USBOTG_PWR for Mode: ALT5. 1: Selecting Pad: FEC_MDIO for Mode: ALT5.

Table 1153: Register: IOMUXC_GPIO3_IPP_IND_G_IN_15_SELECT_INPUT

Offset 0x0900 (IOMUXC_GPIO3_IPP_IND_G_IN_15_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1154: Register IOMUXC_GPIO3_IPP_IND_G_IN_15_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[15] 0: Selecting Pad: USBOTG_OC for Mode: ALT5. 1: Selecting Pad: FEC_TX_ERR for Mode: ALT5.

Table 1155: Register: IOMUXC_GPIO3_IPP_IND_G_IN_4_SELECT_INPUT

Offset 0x0904 (IOMUXC_GPIO3_IPP_IND_G_IN_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1156: Register IOMUXC_GPIO3_IPP_IND_G_IN_4_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[4] 0: Selecting Pad: CSPI1_SCLK for Mode: ALT5. 1: Selecting Pad: MLB_DAT for Mode: ALT5.

Table 1157: Register: IOMUXC_GPIO3_IPP_IND_G_IN_5_SELECT_INPUT

Offset 0x0908 (IOMUXC_GPIO3_IPP_IND_G_IN_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1158: Register IOMUXC_GPIO3_IPP_IND_G_IN_5_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[5] 0: Selecting Pad: CSPI1_SPI_RDY for Mode: ALT5. 1: Selecting Pad: MLB_SIG for Mode: ALT5.

Table 1159: Register: IOMUXC_GPIO3_IPP_IND_G_IN_6_SELECT_INPUT

Offset 0x090c (IOMUXC_GPIO3_IPP_IND_G_IN_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1160: Register IOMUXC_GPIO3_IPP_IND_G_IN_6_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[6] 0: Selecting Pad: RXD1 for Mode: ALT5. 1: Selecting Pad: FEC_TX_CLK for Mode: ALT5.

Table 1161: Register: IOMUXC_GPIO3_IPP_IND_G_IN_7_SELECT_INPUT

Offset 0x0910 (IOMUXC_GPIO3_IPP_IND_G_IN_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1162: Register IOMUXC_GPIO3_IPP_IND_G_IN_7_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[7] 0: Selecting Pad: TXD1 for Mode: ALT5. 1: Selecting Pad: FEC_RX_CLK for Mode: ALT5.

Table 1163: Register: IOMUXC_GPIO3_IPP_IND_G_IN_8_SELECT_INPUT

Offset 0x0914 (IOMUXC_GPIO3_IPP_IND_G_IN_8_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1164: Register IOMUXC_GPIO3_IPP_IND_G_IN_8_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[8] 0: Selecting Pad: RTS1 for Mode: ALT5. 1: Selecting Pad: FEC_RX_DV for Mode: ALT5.

Table 1165: Register: IOMUXC_GPIO3_IPP_IND_G_IN_9_SELECT_INPUT

Offset 0x0918 (IOMUXC_GPIO3_IPP_IND_G_IN_9_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1166: Register IOMUXC_GPIO3_IPP_IND_G_IN_9_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: gpio3, In Pin: ipp_ind_g_in[9] 0: Selecting Pad: CTS1 for Mode: ALT5. 1: Selecting Pad: FEC_COL for Mode: ALT5.

Table 1167: Register: IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT

Offset 0x091c (IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT) Access: User read / write

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1168: Register IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: i2c3, In Pin: ipp_scl_in 00: Selecting Pad: TX3_RX2 for Mode: ALT1. 01: Selecting Pad: RTS1 for Mode: ALT2. 10: Selecting Pad: SD2_CMD for Mode: ALT1. 11: Selecting Pad: ATA_DATA12 for Mode: ALT1.

Table 1169: Register: IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT

Offset 0x0920 (IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1170: Register IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: i2c3, In Pin: ipp_sda_in 00: Selecting Pad: TX2_RX3 for Mode: ALT1. 01: Selecting Pad: CTS1 for Mode: ALT2. 10: Selecting Pad: SD2_CLK for Mode: ALT1. 11: Selecting Pad: ATA_DATA13 for Mode: ALT1.

Table 1171: Register: IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT

Offset 0x0924 (IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1172: Register IOMUXC_IPU_IPP_IND_DISPB_D0_VSYNC_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_dispb_d0_vsync 00: Selecting Pad: NFWE_B for Mode: ALT2. 01: Selecting Pad: LD18 for Mode: ALT1. 10: Selecting Pad: SD1_CMD for Mode: ALT3. 11: Selecting Pad: FEC_TX_ERR for Mode: ALT6.

Table 1173: Register: IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT

Offset 0x0928 (IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1174: Register IOMUXC_IPU_IPP_IND_DISPB_D12_VSYNC_SELECT_INPUT Bits Description

Field	Description
31-3	Reserved
2-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_dispb_d12_vsync 000: Selecting Pad: LD16 for Mode: ALT2. 001: Selecting Pad: LD18 for Mode: ALT2. 010: Selecting Pad: D3_SPL for Mode: ALT2. 011: Selecting Pad: SD2_CMD for Mode: ALT7. 100: Selecting Pad: ATA_DATA0 for Mode: ALT3. 101: Selecting Pad: FEC_TX_CLK for Mode: ALT6.

Table 1175: Register: IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT

Offset 0x092c (IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1176: Register IOMUXC_IPU_IPP_IND_DISPB_SD_D_SELECT_INPUT Bits Description

Field	Description
31-3	Reserved
2-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_dispb_sd_d 000: Selecting Pad: LD22 for Mode: ALT2. 001: Selecting Pad: LD23 for Mode: ALT2. 010: Selecting Pad: D3_HSYNC for Mode: ALT2. 011: Selecting Pad: ATA_IORDY for Mode: ALT3. 100: Selecting Pad: FEC_RX_CLK for Mode: ALT6. 101: Selecting Pad: FEC_RX_ERR for Mode: ALT6.

Table 1177: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT

Offset 0x0930 (IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1178: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_0_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[0] 00: Selecting Pad: SCKT for Mode: ALT6. 01: Selecting Pad: RTS1 for Mode: ALT3. 10: Selecting Pad: ATA_DATA14 for Mode: ALT1. 11: Selecting Pad: FEC_RX_ERR for Mode: ALT1.

Table 1179: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT

Offset 0x0934 (IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1180: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_1_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[1] 00: Selecting Pad: FST for Mode: ALT6. 01: Selecting Pad: CTS1 for Mode: ALT3. 10: Selecting Pad: ATA_DATA15 for Mode: ALT1. 11: Selecting Pad: FEC_CRS for Mode: ALT1.

Table 1181: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT

Offset 0x0938 (IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1182: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_2_SELECT_INPUT Bits Description

Field	Description
31-3	Reserved
2-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[2] 000: Selecting Pad: HCKT for Mode: ALT6. 001: Selecting Pad: RTS2 for Mode: ALT3. 010: Selecting Pad: SD2_CMD for Mode: ALT3. 011: Selecting Pad: ATA_INTRQ for Mode: ALT1. 100: Selecting Pad: FEC_RDATA1 for Mode: ALT1.

Table 1183: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT

Offset 0x093c (IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1184: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_3_SELECT_INPUT Bits Description

Field	Description
31-3	Reserved
2-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[3] 000: Selecting Pad: TX4_RX1 for Mode: ALT6. 001: Selecting Pad: CTS2 for Mode: ALT3. 010: Selecting Pad: SD2_CLK for Mode: ALT3. 011: Selecting Pad: ATA_BUFF_EN for Mode: ALT1. 100: Selecting Pad: FEC_TDATA1 for Mode: ALT1.

Table 1185: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT

Offset 0x0940 (IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1186: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_4_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[4] 00: Selecting Pad: TX3_RX2 for Mode: ALT6. 01: Selecting Pad: SD2_DATA0 for Mode: ALT3. 10: Selecting Pad: ATA_DMARQ for Mode: ALT1. 11: Selecting Pad: FEC_RDATA2 for Mode: ALT1.

Table 1187: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT

Offset 0x0944 (IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1188: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_5_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[5] 00: Selecting Pad: TX2_RX3 for Mode: ALT6. 01: Selecting Pad: SD2_DATA1 for Mode: ALT3. 10: Selecting Pad: ATA_DA0 for Mode: ALT1. 11: Selecting Pad: FEC_TDATA2 for Mode: ALT1.

Table 1189: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT

Offset 0x0948 (IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1190: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_6_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[6] 00: Selecting Pad: TX1 for Mode: ALT6. 01: Selecting Pad: SD2_DATA2 for Mode: ALT3. 10: Selecting Pad: ATA_DA1 for Mode: ALT1. 11: Selecting Pad: FEC_RDATA3 for Mode: ALT1.

Table 1191: Register: IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT

Offset 0x094c (IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1192: Register IOMUXC_IPU_IPP_IND_SENSB_DATA_7_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: ipu, In Pin: ipp_ind_sensb_data[7] 00: Selecting Pad: TX0 for Mode: ALT6. 01: Selecting Pad: SD2_DATA3 for Mode: ALT3. 10: Selecting Pad: ATA_DA2 for Mode: ALT1. 11: Selecting Pad: FEC_TDATA3 for Mode: ALT1.

Table 1193: Register: IOMUXC_KPP_IPP_IND_COL_0_SELECT_INPUT

Offset 0x0950 (IOMUXC_KPP_IPP_IND_COL_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1194: Register IOMUXC_KPP_IPP_IND_COL_0_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[0] 00: Selecting Pad: CSI_D8 for Mode: ALT1. 01: Selecting Pad: TX2_RX3 for Mode: ALT7. 10: Selecting Pad: ATA_DMARQ for Mode: ALT3.

Table 1195: Register: IOMUXC_KPP_IPP_IND_COL_1_SELECT_INPUT

Offset 0x0954 (IOMUXC_KPP_IPP_IND_COL_1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1196: Register IOMUXC_KPP_IPP_IND_COL_1_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[1] 00: Selecting Pad: CSI_D9 for Mode: ALT1. 01: Selecting Pad: TX1 for Mode: ALT7. 10: Selecting Pad: ATA_DA0 for Mode: ALT3.

Table 1197: Register: IOMUXC_KPP_IPP_IND_COL_2_SELECT_INPUT

Offset 0x0958 (IOMUXC_KPP_IPP_IND_COL_2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1198: Register IOMUXC_KPP_IPP_IND_COL_2_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[2] 00: Selecting Pad: CSI_D10 for Mode: ALT1. 01: Selecting Pad: TX0 for Mode: ALT7. 10: Selecting Pad: ATA_DA1 for Mode: ALT3.

Table 1199: Register: IOMUXC_KPP_IPP_IND_COL_3_SELECT_INPUT

Offset 0x095c (IOMUXC_KPP_IPP_IND_COL_3_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1200: Register IOMUXC_KPP_IPP_IND_COL_3_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[3] 00: Selecting Pad: CSI_D11 for Mode: ALT1. 01: Selecting Pad: HCKT for Mode: ALT7. 10: Selecting Pad: ATA_DA2 for Mode: ALT3.

Table 1201: Register: IOMUXC_KPP_IPP_IND_COL_4_SELECT_INPUT

Offset 0x0960 (IOMUXC_KPP_IPP_IND_COL_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1202: Register IOMUXC_KPP_IPP_IND_COL_4_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[4] 0: Selecting Pad: RXD1 for Mode: ALT4. 1: Selecting Pad: FEC_RX_ERR for Mode: ALT4.

Table 1203: Register: IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT

Offset 0x0964 (IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1204: Register IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[5] 0: Selecting Pad: TXD1 for Mode: ALT4. 1: Selecting Pad: FEC_CRS for Mode: ALT4.

Table 1205: Register: IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT

Offset 0x0968 (IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1206: Register IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[6] 0: Selecting Pad: RTS1 for Mode: ALT4. 1: Selecting Pad: FEC_RDATA1 for Mode: ALT4.

Table 1207: Register: IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT

Offset 0x096c (IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1208: Register IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_col[7] 0: Selecting Pad: CTS1 for Mode: ALT4. 1: Selecting Pad: FEC_TDATA1 for Mode: ALT4.

Table 1209: Register: IOMUXC_KPP_IPP_IND_ROW_0_SELECT_INPUT

Offset 0x0970 (IOMUXC_KPP_IPP_IND_ROW_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1210: Register IOMUXC_KPP_IPP_IND_ROW_0_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[0] 00: Selecting Pad: CSI_D12 for Mode: ALT1. 01: Selecting Pad: TX4_RX1 for Mode: ALT7. 10: Selecting Pad: ATA_DATA14 for Mode: ALT3.

Table 1211: Register: IOMUXC_KPP_IPP_IND_ROW_1_SELECT_INPUT

Offset 0x0974 (IOMUXC_KPP_IPP_IND_ROW_1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1212: Register IOMUXC_KPP_IPP_IND_ROW_1_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[1] 00: Selecting Pad: CSI_D13 for Mode: ALT1. 01: Selecting Pad: TX3_RX2 for Mode: ALT7. 10: Selecting Pad: ATA_DATA15 for Mode: ALT3.

Table 1213: Register: IOMUXC_KPP_IPP_IND_ROW_2_SELECT_INPUT

Offset 0x0978 (IOMUXC_KPP_IPP_IND_ROW_2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1214: Register IOMUXC_KPP_IPP_IND_ROW_2_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[2] 00: Selecting Pad: CSI_D14 for Mode: ALT1. 01: Selecting Pad: SCKT for Mode: ALT7. 10: Selecting Pad: ATA_INTRQ for Mode: ALT3.

Table 1215: Register: IOMUXC_KPP_IPP_IND_ROW_3_SELECT_INPUT

Offset 0x097c (IOMUXC_KPP_IPP_IND_ROW_3_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1216: Register IOMUXC_KPP_IPP_IND_ROW_3_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[3] 00: Selecting Pad: CSI_D15 for Mode: ALT1. 01: Selecting Pad: FST for Mode: ALT7. 10: Selecting Pad: ATA_BUFF_EN for Mode: ALT3.

Table 1217: Register: IOMUXC_KPP_IPP_IND_ROW_4_SELECT_INPUT

Offset 0x0980 (IOMUXC_KPP_IPP_IND_ROW_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1218: Register IOMUXC_KPP_IPP_IND_ROW_4_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[4] 0: Selecting Pad: RXD2 for Mode: ALT4. 1: Selecting Pad: FEC_RDATA2 for Mode: ALT4.

Table 1219: Register: IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT

Offset 0x0984 (IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1220: Register IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[5] 0: Selecting Pad: TXD2 for Mode: ALT4. 1: Selecting Pad: FEC_TDATA2 for Mode: ALT4.

Table 1221: Register: IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT

Offset 0x0988 (IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1222: Register IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[6] 0: Selecting Pad: RTS2 for Mode: ALT4. 1: Selecting Pad: FEC_RDATA3 for Mode: ALT4.

Table 1223: Register: IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT

Offset 0x098c (IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1224: Register IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: kpp, In Pin: ipp_ind_row[7] 0: Selecting Pad: CTS2 for Mode: ALT4. 1: Selecting Pad: FEC_TDATA3 for Mode: ALT4.

Table 1225: Register: IOMUXC_OWIRE_BATTERY_LINE_IN_SELECT_INPUT

Offset 0x0990 (IOMUXC_OWIRE_BATTERY_LINE_IN_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1226: Register IOMUXC_OWIRE_BATTERY_LINE_IN_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: owire, In Pin: battery_line_in 00: Selecting Pad: GPIO1_0 for Mode: ALT2. 01: Selecting Pad: CSPI1_SS0 for Mode: ALT1. 10: Selecting Pad: FEC_TX_ERR for Mode: ALT1.

Table 1227: Register: IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT

Offset 0x0994 (IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY		
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1228: Register IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT Bits Description

Field	Description
31-3	Reserved
2-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: spdif, In Pin: hckt_clk2 000: Selecting Pad: SCK5 for Mode: ALT1. 001: Selecting Pad: TX0 for Mode: ALT1. 010: Selecting Pad: TXD2 for Mode: ALT1. 011: Selecting Pad: SD2_DATA0 for Mode: ALT6. 100: Selecting Pad: FEC_TX_ERR for Mode: ALT2.

Table 1229: Register: IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT

Offset 0x0998 (IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1230: Register IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: spdif, In Pin: spdif_in1 00: Selecting Pad: SRXD5 for Mode: ALT1. 01: Selecting Pad: RTS2 for Mode: ALT1. 10: Selecting Pad: SD2_CLK for Mode: ALT6. 11: Selecting Pad: FEC_TX_EN for Mode: ALT1.

Table 1231: Register: IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT

Offset 0x099c (IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1232: Register IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: uart3, In Pin: ipp_uart_rts_b 00: Selecting Pad: SD2_DATA2 for Mode: ALT1. 01: Selecting Pad: ATA_DATA8 for Mode: ALT1. 10: Selecting Pad: FEC_RX_DV for Mode: ALT2.

Table 1233: Register: IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT

Offset 0x09a0 (IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1234: Register IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: uart3, In Pin: ipp_uart_rxd_mux 00: Selecting Pad: RTS2 for Mode: ALT7. 01: Selecting Pad: SD2_DATA0 for Mode: ALT1. 10: Selecting Pad: ATA_DATA10 for Mode: ALT1. 11: Selecting Pad: FEC_TX_CLK for Mode: ALT2.

Table 1235: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_0_SELECT_INPUT

Offset 0x09a4 (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1236: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_0_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_0 0: Selecting Pad: SD1_DATA1 for Mode: ALT4. 1: Selecting Pad: ATA_RESET_B for Mode: ALT2.

Table 1237: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_1_SELECT_INPUT

Offset 0x09a8 (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1238: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_1_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_1 0: Selecting Pad: SD1_DATA2 for Mode: ALT4. 1: Selecting Pad: ATA_IORDY for Mode: ALT2.

Table 1239: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_2_SELECT_INPUT

Offset 0x09ac (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1240: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_2_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_2 0: Selecting Pad: SD1_DATA3 for Mode: ALT4. 1: Selecting Pad: ATA_DATA0 for Mode: ALT2.

Table 1241: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_3_SELECT_INPUT

Offset 0x09b0 (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_3_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1242: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_3_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_3 0: Selecting Pad: LD18 for Mode: ALT4. 1: Selecting Pad: ATA_DATA1 for Mode: ALT2.

Table 1243: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_4_SELECT_INPUT

Offset 0x09b4 (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1244: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_4_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_4 0: Selecting Pad: SD1_CMD for Mode: ALT4. 1: Selecting Pad: ATA_DATA2 for Mode: ALT2.

Table 1245: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_5_SELECT_INPUT

Offset 0x09b8 (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1246: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_5_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_5 0: Selecting Pad: SD1_CLK for Mode: ALT4. 1: Selecting Pad: ATA_DATA3 for Mode: ALT2.

Table 1247: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_6_SELECT_INPUT

Offset 0x09bc (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1248: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_6_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_6 0: Selecting Pad: SD1_DATA0 for Mode: ALT4. 1: Selecting Pad: ATA_DATA4 for Mode: ALT2.

Table 1249: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DATA_7_SELECT_INPUT

Offset 0x09c0 (IOMUXC_USB_TOP_IPP_IND_OTG_DATA_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1250: Register IOMUXC_USB_TOP_IPP_IND_OTG_DATA_7_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_data_7 0: Selecting Pad: LD23 for Mode: ALT4. 1: Selecting Pad: ATA_DATA5 for Mode: ALT2.

Table 1251: Register: IOMUXC_USB_TOP_IPP_IND_OTG_DIR_SELECT_INPUT

Offset 0x09c4 (IOMUXC_USB_TOP_IPP_IND_OTG_DIR_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1252: Register IOMUXC_USB_TOP_IPP_IND_OTG_DIR_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_dir 0: Selecting Pad: LD19 for Mode: ALT4. 1: Selecting Pad: ATA_DIOR for Mode: ALT2.

Table 1253: Register: IOMUXC_USB_TOP_IPP_IND_OTG_NXT_SELECT_INPUT

Offset 0x09c8 (IOMUXC_USB_TOP_IPP_IND_OTG_NXT_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1254: Register IOMUXC_USB_TOP_IPP_IND_OTG_NXT_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_otg_nxt 0: Selecting Pad: LD22 for Mode: ALT4. 1: Selecting Pad: ATA_DMACK for Mode: ALT2.

Table 1255: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_0_SELECT_INPUT

Offset 0x09cc (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_0_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1256: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_0_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_0 0: Selecting Pad: SD2_DATA1 for Mode: ALT4. 1: Selecting Pad: FEC_COL for Mode: ALT3.

Table 1257: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_1_SELECT_INPUT

Offset 0x09d0 (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_1_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1258: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_1_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_1 0: Selecting Pad: SD2_DATA2 for Mode: ALT4. 1: Selecting Pad: FEC_RDATA0 for Mode: ALT3.

Table 1259: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_2_SELECT_INPUT

Offset 0x09d4 (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_2_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1260: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_2_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_2 0: Selecting Pad: SD2_DATA3 for Mode: ALT4. 1: Selecting Pad: FEC_TDATA0 for Mode: ALT3.

Table 1261: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_3_SELECT_INPUT

Offset 0x09d8 (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_3_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1262: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_3_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_3 0: Selecting Pad: NFWE_B for Mode: ALT1. 1: Selecting Pad: FEC_TX_EN for Mode: ALT3.

Table 1263: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_4_SELECT_INPUT

Offset 0x09dc (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_4_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1264: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_4_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_4 0: Selecting Pad: SD2_CMD for Mode: ALT4. 1: Selecting Pad: FEC_MDC for Mode: ALT3.

Table 1265: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_5_SELECT_INPUT

Offset 0x09e0 (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_5_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1266: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_5_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_5 0: Selecting Pad: SD2_CLK for Mode: ALT4. 1: Selecting Pad: FEC_MDIO for Mode: ALT3.

Table 1267: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_6_SELECT_INPUT

Offset 0x09e4 (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_6_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1268: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_6_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_6 0: Selecting Pad: SD2_DATA0 for Mode: ALT4. 1: Selecting Pad: FEC_TX_ERR for Mode: ALT3.

Table 1269: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DATA_7_SELECT_INPUT

Offset 0x09e8 (IOMUXC_USB_TOP_IPP_IND_UH2_DATA_7_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1270: Register IOMUXC_USB_TOP_IPP_IND_UH2_DATA_7_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_data_7 0: Selecting Pad: NFWP_B for Mode: ALT1. 1: Selecting Pad: FEC_RX_ERR for Mode: ALT3.

Table 1271: Register: IOMUXC_USB_TOP_IPP_IND_UH2_DIR_SELECT_INPUT

Offset 0x09ec (IOMUXC_USB_TOP_IPP_IND_UH2_DIR_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1272: Register IOMUXC_USB_TOP_IPP_IND_UH2_DIR_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_dir 0: Selecting Pad: NFRE_B for Mode: ALT1. 1: Selecting Pad: FEC_TX_CLK for Mode: ALT3.

Table 1273: Register: IOMUXC_USB_TOP_IPP_IND_UH2_NXT_SELECT_INPUT

Offset 0x09f0 (IOMUXC_USB_TOP_IPP_IND_UH2_NXT_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1274: Register IOMUXC_USB_TOP_IPP_IND_UH2_NXT_SELECT_INPUT Bits Description

Field	Description
31-1	Reserved
0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_nxt 0: Selecting Pad: NFCLE for Mode: ALT1. 1: Selecting Pad: FEC_RX_DV for Mode: ALT3.

Table 1275: Register: IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT

Offset 0x09f4 (IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT) Access: User read / write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1276: Register IOMUXC_USB_TOP_IPP_IND_UH2_USB_OC_SELECT_INPUT Bits Description

Field	Description
31-2	Reserved
1-0 DAISY	Selecting Pads Involved in Daisy Chain. Instance: usb_top, In Pin: ipp_ind_uh2_usb_oc 00: Selecting Pad: I2C2_DAT for Mode: ALT2. 01: Selecting Pad: USBOTG_OC for Mode: ALT1. 10: Selecting Pad: FEC_RDATA1 for Mode: ALT3.

Appendix B
Revision History

This appendix provides a list of the major differences between the *MCIMX35 Multimedia Applications Processor Reference Manual*, Revision 2 through Revision 3.

Section, Page	Changes
4.3.1.1, 8	In Table 4-3, “SW_PAD_CTL Field Descriptions (GPIO Pins)”, added the following note in the description of field “0, SRE”: “This bit only applies to pads configured as output.”
4.3.1.1, 8	In Table 4-3, “SW_PAD_CTL Field Descriptions (GPIO Pins)”, added the following note in the description of field “2-1, DSE”: “This bit only applies to pads configured as output.”
4.3.1.1, 8	In Table 4-3, “SW_PAD_CTL Field Descriptions (GPIO Pins)”, added the following note in the description of field “3, ODE”: “This bit only applies to pads configured as output.”
4.3.1.1, 8	In Table 4-3, “SW_PAD_CTL Field Descriptions (GPIO Pins)”, added the following note in the description of field “7-4, PULL_KEEP_CTL”: “Not all possibilities are implemented on every pad. See register description for pad.”
4.3.1.1, 8	In Table 4-3, “SW_PAD_CTL Field Descriptions (GPIO Pins)”, added the following note in the description of field “8, HYS”: “This bit only applies to pads configured as input.”
4.3.1.1, 8	In Table 4-3, “SW_PAD_CTL Field Descriptions (GPIO Pins)”, changed the name of field “13” from “DVS” to “DRIVER_VOLTAGE”.
4.3.1.1, 8	In Figure 4-7, “SW_PAD_CTL Register Generic Format (GPIO Pins)”, changed the name of field “13” from “DVS” to “DRIVER_VOLTAGE”.
4.3.1.1, 8	In Table 4-3, “SW_PAD_CTL Field Descriptions (GPIO Pins)”, added the following sentence in the note within the description of field “13, DRIVER_VOLTAGE”: “This bit only applies to pads configured as output.”
4.3.2, 11	In Table 4-5, “Reference Characteristics for DDR_TYPE Types at 25o C,” added row for SDRAM at 1.8 V.
5.4, 3	Updated Figure 5-2, “Top-Level Diagram”: – Replaced the block name “Audio_Mux” with “Audio Clock Mux Structure”.

	– Removed the “SSI1” block. – Removed “SSI2” from the “SPDIF, SSI2, ESAI” block.
5.4, 3	Updated Figure 5-3, “DPLLs”.
5.4, 4	Updated Figure 5-4, “Clock Generation” and changed the figure caption from “Clock Generation for Core 1” to “Clock Generation”.
5.4, 5	Updated Figure 5-5, “IPG Baud Clocks Generation” and changed the figure caption from “Special Clocks Generation for Core” to “IPG Baud Clocks Generation”.
5.4, 7	Updated Figure 5-7, “ARM11P Core Clocks”.
5.4, 7	Updated Figure 5-8, “IPU”.
5.4, 7	Updated Figure 5-9, “MLB”.
5.4, 8	Updated Figure 5-10, “Audio Clock Mux Structure”.
7.2, 1	In the first bulleted list of Section 7.2, “Boot Configuration”, replaced “BMOD[1:0]” with “BOOT_MODE[1:0]”.
7.2, 2	In Table 7-1, “Boot Mode Summary”, replaced the column name “BMOD[1:0]” with “BOOT_MODE[1:0]”.
7.2, 2	In Table 7-1, “Boot Mode Summary”, updated the description of “Startup mode” row to read as follows: “BT_MEM_CTL[1:0] = b11. This mode is useful for software development using JTAG-capable development tools. Upon reset the PC register will remain at address 0x00000000. This means no ROM code has run so far and the state of all internal SOC registers are untouched. The system is ready to run any application that is loaded to it via a JTAG debugging tool. You can still connect to the SOC via JTAG in other boot modes but in this mode it is guaranteed that all internal SOC registers are at their default (or reset) values.”
7.2.1, 2	In Table 7-2, “Fuse Descriptions”, updated the settings description for the “BT_PAGE_SIZE[1:0]” row to read as follows: “If BT_MEM_CTL = NAND Flash then 00 512 bytes 01 2 Kbytes 10 4 Kbytes (128 bytes spare) 11 4 Kbytes (218 bytes spare)”
7.2.3, 5	In Table 7-4, “GPIO Pins Used for Boot”, updated Contact rows from “CS” to “CSI” for CS_D8 to CS_D15.
7.2.3, 9	In Table 7-6, “eFuse Settings for Boot Device Type”, updated Input Contact rows from “CS” to “CSI” for CS_D8 to CS_D11.
7.2.3, 18	In Table 7-13, “eFuse Settings for xMMC and xSD Boot”, updated Input Contact rows from “CS” to “CSI” for CS_D10 and CS_D11.

7.4, 7	In the second sentence of Section 7.4, “Boot Modes”, replaced “BMOD” with “BOOT_MODE[1:0]”.
7.4.1, 7	In the first sentence of Section 7.4.1, “Internal Boot Mode”, replaced “BMOD” with “BOOT_MODE[1:0]”.
7.4.1.4, 11	In Table 7-8, “Flash Header and Super Root Key Variables”, updated the comments description for the “app_code_barker” row to read as follows: “app_code_barker must be set to 0x0000_00B1”
7.4.1.6, 15	In Table 7-12, “Fuse Settings for NAND Flash”, updated the settings description for the “BT_PAGE_SIZE[1:0]” row to read as follows: “00 512 bytes 01 2 Kbytes 10 4 Kbytes (128 bytes spare) 11 4 Kbytes (218 bytes spare)”
7.4.2, 20	In the first sentence of Section 7.4.2, “External Boot Mode”, replaced “BMOD” with “BOOT_MODE[1:0]”.
7.4.3, 20	In first and second bulleted list of Section 7.4.3, “Serial Download Boot Mode”, replaced “BMOD” with “BOOT_MODE[1:0]”.
8.2, 3	In Table 8-2, “Power Supply Requirements”, in the eighth row changed the Module name from “Fusebox Read” to “Fusebox Program”.
10.1.2, 3	In the second paragraph of Section 10.1.2, “Features”, under fifth bulleted item: – Changed the second sub-bulleted item “ESAI-1, receiving clock and transmitting clock” to “SSI-1, receiving clock and transmitting clock”. – Changed the third sub-bulleted item “ESAI-2, receiving clock and transmitting clock” to “SSI-2, receiving clock and transmitting clock”. – Removed the fourth sub-bulleted item “ESAI-3, receiving clock and transmitting clock”.
11.4.2, 19	In Table 11-3, “ATA Register Summary” grayed-out bits “8-15” because SECTOR_SIZE is a 8-bit register.
11.4.2, 19	In Table 11-3, “ATA Register Summary” for the ATA_CONTROL register corrected the field name of field “11-10” from “dma_sel” to “dma_select”.
11.4.3.8, 36	In Figure 11-55, “SYS_DMA_BADDR Register” corrected the reset values. Earlier the reset value was given only for a single bit.
11.4.3.9, 37	In Figure 11-56, “ADMA_SYS_ADDR Register” corrected the reset values. Earlier the reset value was given only for a single bit.
12.4.2.1.2, 16	Shown diagram for the Figure 12-7, “Block Diagram For Example 1”.
12.4.2.1.2, 17	Shown diagram for the Figure 12-8, “Example Using Internal Ports for Transmit Data”.
13.2.3.4, 14	In Table 13-8, “INTDISNUM Register Field Descriptions”, corrected the field name for bit “5-0” from “ENNUM” to “DISNUM”.

13.2.3.7, 17	In Figure 13-11, “Normal Interrupt Priority Level 7 Register (NIPRIORITY7)”, corrected the bit names.
13.2.3.7, 18	In Table 13-11, “NIPRIORITY7 Register Field Descriptions”, corrected the bit name for bit “27-24” from “NIPR63” to “NIPR62”.
13.2.3.7, 18	In Figure 13-12, “Normal Interrupt Priority Level 6 Register”, corrected the bit names.
13.2.3.7, 19	In Table 13-12, “NIPRIORITY6 Register Field Descriptions”, corrected the bit name for bit “19-16” from “NIPR53” to “NIPR52”.
13.2.3.7, 21	In Figure 13-15, “Normal Interrupt Priority Level 4 Register”, corrected the figure title from “Normal Interrupt Priority Level 4 Register” to “Normal Interrupt Priority Level 3 Register”.
14.2, 2	In Table 14-1, “External Signal Properties”, replaced “CLKMOD[1:0]” with “CLK_MODE[1:0]”.
14.3.3.1, 9	In Table 14-5, “CCMR Field Descriptions”, replaced “CLKMOD” with “CLK_MODE[1:0]” in the description of field 3, “MPE”.
14.3.3.2, 11	In Figure 14-3, “Post Divider Register 0 (PDR0)”, updated bits “11–0” to reserved. Previously bit “11–9” was AUTO_MUX_DIV” and bit “0” was “AUTO_CON”.
14.3.3.2, 11	In Table 14-6, “PDR0 Field Descriptions”:
	– In the bit description of bit “14–12”, updated “111 Divided by 7” to “111 Divided by 8”.
	– Changed bit “11–0” to reserved.
14.3.3.2, 11	In Table 14-6, “PDR0 Field Descriptions”, added row for bit 22. Earlier it was missing.
14.3.3.7, 18	In Table 14-11, “RCSR Field Descriptions” modified the first sentence of the description of bit “11-10” as follows: “These two read-only bits show the boot mode as read from the BOOT_MODE[1:0] pins when the device comes out of reset.”
14.3.3.10, 25	In Table 14-14, “ACMR Field Descriptions”, added the following note to the descriptions of bits “15–12, ESAI_AUDIO_CLK_SEL”, “11–8, SPDIF_AUDIO_CLK_SEL”, “7–4, SSI1_AUDIO_CLK_SEL”, and “3–0, SSI2_AUDIO_CLK_SEL”: “Bit field values 1011 through 1111 are reserved and will result in no clock source being selected”.
14.3.3.12, 31	In Table 14-19, “CGR2 Registers Mapping”, added row for the “RTIC” module.
14.4.1, 45	In Figure 14-24, “MCIMX35 Clock Generation Scheme 1”, updated the figure note.
14.4.1, 45	In Figure 14-24, “MCIMX35 Clock Generation Scheme 1”, replaced “CLKMOD [1:0]” with “CLK_MODE [1:0]”.
14.4.1, 45	Updated Figure 14-24, “MCIMX35 Clock Generation Scheme 1”as follows:



CLK_MODE [1:0]	=	00	01	10	11
OSC_24m_bypass	=	0	1	1	1
OSC_audio_bypass	=	0	1	1	1
pll_dvgen_bypass	=	0	1	0	1
per_pll_bypass	=	0	1	0	1
div_32k_bypass	=	0	0	0	1



14.4.1.1.1, 47 Replaced “CLKMOD” with “CLK_MODE[1:0]”.

14.4.1.1.3, 48 Replaced “CLKMOD” with “CLK_MODE[1:0]”.

14.4.2.1, 50 In the third bulleted item of second paragraph of Section 14.4.2.1, “Functional Description of the Reset Module”, updated WDOG_RST description to read as follows:

	“optional reset input from the watchdog timer”.
14.4.3.2.4, 56	Updated fourth paragraph of the Section 14.4.3.2.4, “Stop Mode”.
14.4.3.3, 58	In Section 14.4.3.3, “Dynamic Voltage Frequency Scaling Support”, updated the last sentence of first paragraph to read as follows: “The frequency of the core clock domain can be changed only by configuring the con_mux_div bits in PDR0.”
15.4.2, 5	In Table 15-3, “CLKCTL Memory Map”, updated Reset value for “L2 Data Memory Val Register” from “0x0000_0000” to “0x0000_0515”.
15.4.4.3, 9	In Table 15-7, “Clear Control Register Field Descriptions”, corrected the bit name of bit “10-0” from “GP_SER” to “GP_CER”.
15.4.4.4, 10	In Table 15-8, “General Purpose Status Register Field Descriptions”, corrected the table title from “Clear Control Register Field Descriptions” to “General Purpose Status Register Field Descriptions”.
15.4.4.5, 10	In Table 15-9, “L2_MEM_VAL Register Field Descriptions”, removed the “Reset Value” column.
15.4.4.5, 10	In Figure 15-7, “L2_MEM_VAL Register”, updated offset value from “0x43F0_C010” to “0x0010”, reset value from “0x0000_0000” to “0x0000_0515”.
15.4.4.5, 10	In Table 15-9, “L2_MEM_VAL Register Field Descriptions”, updated the reset values and bit description for bits “12”, “11–8”, “7–4” and “3–0”.
19.3.1, 12	In Table 19-3, “ESAI Memory Map”, replaced base address offset value from “0x40xx” to “0x00xx”.
19.3.1, 12	In Table 19-3, “ESAI Memory Map”, corrected the base address offset of “Transmit Data Register 0” from “0x0080–0x0094 (TX0-TX5)” to “0x0080 (TX0)”.
19.3.1, 12	In Table 19-3, “ESAI Memory Map”, corrected the base address offset of “Receive Data Register 0” from “0x00A0–0x00AC (RX0-RX3)” to “0x00A0 (RX0)”.
19.3.2, 14	In Table 19-5, “ESAI Register Summary”, replaced the base address offset “0x0080–0x0094 (TX0-TX5)” with “0x0080 (TX0)”.
19.3.2, 14	In Table 19-5, “ESAI Register Summary”, replaced the base address offset “0x00A0–0x00AC (RX0-RX3)” with “0x00A0 (RX0)”.
19.3.2, 14	In Table 19-5, “ESAI Register Summary”, replaced base address offset value from “0x40xx” to “0x00xx”.
19.3.3.1, 18	In Figure 19-3, “ESAI Transmit Data Register”, replaced base address offset value from “Offset 0x4000 (ETDR)” to “Offset 0x0000 (ETDR)”.
19.3.3.2, 19	In Figure 19-4, “ESAI Receive Data Register”, replaced base address offset value from “Offset 0x4004 (ERDR)” to “Offset 0x0004 (ERDR)”.
19.3.3.3, 20	In Figure 19-5, “ESAI Control Register”, replaced base address offset value from “Offset 0x4008 (ECR)” to “Offset 0x0008 (ECR)”.

19.3.3.4, 21	In Figure 19-6, “ESAI Status Register”, replaced base address offset value from “Offset 0x400C (ESR)” to “Offset 0x000C (ESR)”.
19.3.3.5, 22	In Figure 19-7, “Transmit FIFO Configuration Register”, replaced base address offset value from “Offset 0x4010 (TFCR)” to “Offset 0x0010 (TFCR)”.
19.3.3.6, 24	In Figure 19-8, “Transmit FIFO Status Register”, replaced base address offset value from “Offset 0x4014 (TFSR)” to “Offset 0x0014 (TFSR)”.
19.3.3.7, 25	In Figure 19-9, “Receive FIFO Configuration Register”, replaced base address offset value from “Offset 0x4018 (RFCR)” to “Offset 0x0018 (RFCR)”.
19.3.3.8, 26	In Figure 19-10, “Receive FIFO Status Register”, replaced base address offset value from “Offset 0x401C (RFSR)” to “Offset 0x001C (RFSR)”.
19.3.3.9, 27	In Figure 19-11, “ESAI Transmit Data Registers”, replaced base address offset value from “Offset 0x4080–0x4094 (TX0 - TX5)” to “Offset 0x0080–0x0094 (TX0 - TX5)”.
19.3.3.11, 31	In Figure 19-14, “ESAI Transmit Slot Register”, replaced base address offset value from “Offset 0x4098 (TSR)” to “Offset 0x0098 (TSR)”.
19.3.3.12, 32	In Figure 19-15, “ESAI Receive Data Registers”, replaced base address offset value from “Offset 0x40A0–0x40AC (RX0 - RX3)” to “Offset 0x00A0–0x00AC (RX0 - RX3)”.
19.3.3.14, 33	In Figure 19-16, “ESAI Status Register”, replaced base address offset value from “Offset 0x40CC (SAISR)” to “Offset 0x00CC (SAISR)”.
19.3.3.15, 35	In Figure 19-17, “Receive Common Control Register”, replaced base address offset value from “Offset 0x40D0 (SAICR)” to “Offset 0x00D0 (SAICR)”.
19.3.3.16, 38	In Figure 19-19, “ESAI Transmit Control Register”, replaced base address offset value from “Offset 0x40D4 (TCR)” to “Offset 0x00D4 (TCR)”.
19.3.3.17, 46	In Figure 19-22, “ESAI Transmitter Clock Control Register”, replaced base address offset value from “Offset 0x40D8 (TCCR)” to “Offset 0x00D8 (TCCR)”.
19.3.3.18, 50	In Figure 19-25, “ESAI Receive Control Register”, replaced base address offset value from “Offset 0x40DC (RCR)” to “Offset 0x00DC (RCR)”.
19.3.3.19, 54	In Figure 19-26, “ESAI Receiver Clock Control Register”, replaced base address offset value from “Offset 0x40E0 (RCCR)” to “Offset 0x00E0 (RCCR)”.
19.3.3.20, 57	In Figure 19-27, “ESAI Transmit Slot Mask Register A”, replaced base address offset value from “Offset 0x40E4 (TSMA)” to “Offset 0x00E4 (TSMA)”.
19.3.3.21, 58	In Figure 19-28, “ESAI Transmit Slot Mask Register B”, replaced base address offset value from “Offset 0x40E8 (TSMB)” to “Offset 0x00E8 (TSMB)”.
19.3.3.22, 59	In Figure 19-29, “ESAI Receive Slot Mask Register A”, replaced base address offset value from “Offset 0x40EC (RSMA)” to “Offset 0x00EC (RSMA)”.
19.3.3.23, 60	In Figure 19-30, “ESAI Receive Slot Mask Register B”, replaced base address offset value from “Offset 0x40F0 (RSMB)” to “Offset 0x00F0 (RSMB)”.
19.3.3.25, 61	In Figure 19-31, “Port C Direction Register”, replaced base address offset value from “Offset 0x40F8 (PRRC)” to “Offset 0x00F8 (PRRC)”.

19.3.3.26, 62	In Figure 19-32, “Port C Control Register”, replaced base address offset value from “Offset 0x40FC (PCRC)” to “Offset 0x00FC (PCRC)”.
Chapter 20	Replaced the complete Chapter 20, “Enhanced Secured Digital Host Controller Version 2 (eSDHCv2)”.
21.3.1, 10	In Table 21-4, “ESDRAMC Memory Map”, replaced the reset value for “Enhanced SDRAM Control Register 1 (ESDCTL1)” from “0x0112_0080” to “0x8112_0080”.
21.3.3.1, 14	In Figure 21-4, “Enhanced SDRAM Control Register 0 (ESDCTL0)”, replaced the reset value of field 31 (SDE), from “1” to “0”.
21.3.3.1, 15	In Figure 21-5, “Enhanced SDRAM Control Register 1 (ESDCTL1)”, replaced the reset value of field 31 (SDE), from “0” to “1”.
21.3.3.1, 15	In Table 21-8, “Enhanced SDRAM Control Register (ESDCTLn) Field Descriptions”, added the following note in the description of field 11–10, “PWDT”: “When PWDT is enabled, and LPMD or DVFS requests are required by the system, PWDT must be disabled before the requests are granted. PWDT can only be re-enabled after these modes are exited.”
21.3.3.1, 15	In Figure 21-5, “Enhanced SDRAM Control Register 1 (ESDCTL1)”, replaced the reset value from “0x0112_0080” to “0x8112_0080”.
21.3.3.1, 15	In Table 21-8, “Enhanced SDRAM Control Register (ESDCTLn) Field Descriptions”, updated the field description of field “31 (SDE)” to read as follows: “Enhanced SDRAM controller enable. This control bit enables/disables the enhanced SDRAM controller. Writing 1 to both control bits enables the module for both chip selects. Clearing both SDE bits disables the module, and all clocks within the module shuts off (with the exception of register accesses). When the value of both SDE bits is 0, the module is disabled. 0 Disabled (reset value for ESDCTL0) 1 Enabled (reset value for ESDCTL1)”
21.3.3.2, 19	In Table 21-9, “ESDCFGn Field Descriptions”, updated the field description of field “9–8 (t_{CAS})” to read as follows: “SDRAM CAS latency. This field determines the latency between a read command and the availability of data on the bus, as shown in Figure 21-15. This field does not affect the second and subsequent data words in a burst. This control field has no effect on write cycles. CAS latency is initialized to 3 clocks following a hardware reset. 00 3 clocks only for LPDDR and DDR2 CAS latency 01 Reserved 10 2 clocks SDR and LPDDR SDRAM CAS latency 11 3 clocks SDR SDRAM CAS latency”.

21.3.3.3, 32	In Table 21-11, “Enhanced SDRAM Miscellaneous Register Field Descriptions”, updated the field description of field “9, DDR2_EN” to read as follows: “Regular (non- mobile) DDR2 device is connected. This bit is common for both chip selects. 0 DDR2 device is not used (reset value) 1 DDR2 device is used. Note: When this bit is asserted, the MDDR_EN bit and the DDR_EN bit must also be asserted.”
25.3.3.7, 10	Added the following sentence at the end of the first paragraph in the description of GPIO Interrput Status Register (ISR): “To make sure the ISR register content can be read out correctly, software should read the register two times.”
29.3.3.9, 13	In Figure 29-11, “Product Revision Register” updated the reset value from “0x--” to “0x82”.
29.3.3.9, 13	In Table 29-11, “Product Revision Register Field Descriptions” added the following note: “The values for PROD_REV and PROD_VT for the i.MX35 device are hard coded as 0x10 and 0x02, respectively (Register PREV= 0x82). Both of these values do not have significance for the user and should be ignored.”
29.3.3.10, 14	In Table 29-12, “Silicon Revision Register Field Descriptions” updated the description of field “7–0, SILICON_REV” to read as follows: “Mask Set Revision. The mask set revision used in fabrication of the part. The value changes with each change to the mask set. Setting according to mask set revision. 0×00 = TO 1.0, First silicon 0×10 = TO 2.0, Current production, "V" devices 0×11 = TO 2.1, Current production, "J" devices”.
31.4.4.2, 272	Updated the first sentence of the second paragraph to read as follows: “Each FIFO contains sixteen pages, the page size is eight 64-bit words.”
33.4.3.2, 6	Added diagram for Figure 33-4, “KPSR Register Diagram”.
33.4.3.2, 6	In Table 33-7, “Keypad Status Register Field Descriptions” added row for field “15–10”.
35.3.2, 10	In Table 35-2, “MAX Memory Map” in the first column replaced all the Base Address Offset “0x4xxx” with “0x0xxx”.
35.3.4.1, 13	In Figure 35-4, “Master Priority Register (MPR0–MPR4)” replaced all the Base Address Offset “0x4xxx” with “0x0xxx”.
35.3.4.2, 15	In Figure 35-5, “Slave General-Purpose Control Register n” replaced all the Base Address Offset “0x4xxx” with “0x0xxx”.

35.3.4.3, 17	In Figure 35-6, “Master General-Purpose Control Register n”, replaced all the Base Address Offset “0x4xxx” with “0x0xxx”.
39.2.1, 4	In Table 39-1, “NFC Signal Properties”, updated the reset value of the “NF_16BIT_SEL” signal from “1” to “0”.
Chapter 42	Removed section “Software Interface”.
42.10.3.1, 48	In Table 42-13, “MC0PTR Field Descriptions”, removed the following sentence from the description of field “31–0, MC0PTR”: “Refer to the API document MOT-SFS-IAPI-SAS-001 (version 0.04) for the use of this register.”
42.10.3.4, 50	In Figure 42-16, “Channel Start (HSTART) Register”, replaced access right from “User Read Only” with “User Read/Write”.
42.14, 102	Updated introduction of Section 42.14, “SDMA Initialization” to read as follows: “This section provides a quick description of several initialization procedures.”
Chapter 43	Removed sections “SPDIFTxCChannelProf_h (STCSPH)” and “SPDIFTxCChannelProf_L (STCSPL)”.
43.1, 1	In Figure 43-1, “SPDIF Transceiver Data Interface Block Diagram”, removed “SPDIFTxCChannelProf_h Register” and “SPDIFTxCChannelProf_l Register” blocks.
43.3.1, 3	In Table 43-2, “SPDIF Register Map”, removed rows for “SPDIFTxCChannelProf_h (STCSPH)” and “SPDIFTxCChannelProf_l (STCSPL)” registers.
43.3.1, 3	In Table 43-2, “SPDIF Register Map”, replaced all register offset addresses “0x80xx” with “0x00xx”.
43.3.2.1, 4	In Table 43-3, “SPDIF Config Register (SCR) Field Descriptions”, updated the description of field “4–2, TxSEL” to read as follows: 000 Off and output 0 001 Feed-through SPDIFIN 101 Tx normal operation
43.3.2.1, 4	In Figure 43-3, “SPDIF Config Register (SCR)”, replaced “Address 0x8000” with “Address 0x0000”.
43.3.2.1, 4	In Table 43-3, “SPDIF Config Register (SCR) Field Descriptions”, added the following sentence in the description of field 4–2, “TxSel”: “Others: Reserved”
43.3.2.2, 5	In Figure 43-4, “CDText_Control Register (SRCD)”, replaced “Address 0x8004” with “Address 0x0004”.
43.3.2.3, 6	In Figure 43-5, “PhaseConfig Register (SRPC)”, replaced “Address 0x8008” with “Address 0x0008”.
43.3.2.3, 6	In Table 43-5, “PhaseConfig Register Field (SRPC) Descriptions”, added the following note in the description of field 10–7, “ClkSrc_Sel”:

	“IOMUX clk is selected by IOMUXC_SPDIF_HCKT_CLK2_SELECT_INPUT, see Table 1227”.
43.3.2.4, 7	In Figure 43-6, “InterruptEn Register (SIE)”, replaced “Address 0x800C” with “Address 0x000C”.
43.3.2.4, 8	In Figure 43-7, “InterruptStat Register (SIS)”, replaced “Address 0x8010” with “Address 0x0010”.
43.3.2.4, 8	In Figure 43-8, “InterruptClear Register (SIC)”, replaced “Address 0x8010” with “Address 0x0010”.
43.3.2.5.1, 10	In Figure 43-9, “SPDIFRcvLeft Register (SRL)”, replaced “Offset: 0x8014” with “Offset: 0x0014”.
43.3.2.5.1, 10	In Figure 43-10, “SPDIFRcvRight Register (SRR)”, replaced “Offset: 0x8018” with “Offset: 0x0018”.
43.3.2.5.1, 10	In Figure 43-11, “SPDIFRcvCChanel_h Register (SRCSH)”, replaced “Offset: 0x801C” with “Offset: 0x001C”.
43.3.2.5.2, 11	In Figure 43-12, “SPDIFRcvCChannel_l Register (SRCSL)”, replaced “Offset: 0x8020” with “Offset: 0x0020”.
43.3.2.5.3, 11	In Figure 43-13, “UChannelRcv Register (SRU)”, replaced “Offset: 0x8024” with “Offset: 0x0024”.
43.3.2.5.4, 11	In Figure 43-14, “QChanelRcv Register (SRQ)”, replaced “Offset: 0x8028” with “Offset: 0x0028”.
43.3.2.6.1, 12	In Figure 43-15, “SPDIFTxLeft Register (STL)”, replaced “Offset: 0x802C” with “Offset: 0x002C”.
43.3.2.6.2, 12	In Figure 43-16, “SPDIFTxRight (STR) Register”, replaced “Offset: 0x8030” with “Offset: 0x0030”.
43.3.2.6.3, 13	In Figure 43-17, “SPDIFTxCChannelCons_h Register (STCSCH)”, replaced “Offset: 0x8034” with “Offset: 0x0034”.
43.3.2.6.4, 13	In Figure 43-18, “SPDIFTxCChannelCons_l Register (STCSCL)”, replaced “Offset: 0x8038” with “Offset: 0x0038”.
43.3.2.6.5, 13	In Figure 43-19, “FreqMeas Register”, replaced “Offset: 0x8044” with “Offset: 0x0044”.
43.3.2.7, 14	In Figure 43-20, “SPDIFTxClk Register (STC)”, replaced “Offset: 0x8050” with “Offset: 0x0050”.
43.3.2.7, 14	In Table 43-18, “Tx_Div_Reg Register (STC) Field Descriptions”, added the following text in the description of field 10–8, “TxClk_Source”: “100 MLBCLK input, 110 Ground input, no clock, 111 Ground input, no clock”
Chapter 48	Removed the “Signal Properties” table.
Chapter 48	Removed section “Software Model”.

Chapter 48 — Removed section “External Signal Description” and subsection “Overview”.

48.1, 1 — In Section 48.1, “Overview”, modified the first sentence of the second paragraph to read as follows:

“In addition to the USB cores, the module provides for full-speed transceiverless link (TLL) operation on the host port.”

48.1.2.1.1, 3 — In Section 48.1.2.1.1, “Host Port Modes”:

– Modified the first sentence of the first paragraph to read as follows:

“The host port supports ULPI and serial transceivers, as well as the internal Serial USB transceiver.”

– Modified the first sentence of the third bullet to read as follows:

“ULPI interface mode, which is the low pin-count standard for connecting off-chip high-speed USB transceivers.”

48.2, 4 — In Table 48-1, “USBOH Module Memory Map”, added rows for ENDPTNAK and ENDPTNAKEN registers below the ULPI Viewport register.

48.2, 4 — In Table 48-1, “USBOH Module Memory Map”:

– Replaced Base Address Offset from “0x02xx” with “0x04xx”.

– Replaced Base Address Offset from “0x03xx” with “0x05xx”.

– Added a row for Base Address Offset “0x0490” after “0x048c”.

48.2.1.1, 7 — In Table 48-2, “USB_CTRL Register Field Description”, updated the field descriptions of register fields “13”, “12”, “8”, “7”, “6”, and “4” to read as follows:

Table 48--3. USB_CTRL Register Field Description

Field	Description
13 OLKEN	OTG AHB lock enable The AHB lock enable/disable of OTG. 0 OTG lock disable. The OTG core will never use locked transfer to access memory (default) 1 OTG lock enable. The OTG core will always use locked transfer to access memory. When transfers are locked, the USB controller will keep the bus between bursts until it has filled it’s internal TX FIFO or emptied it’s RX FIFO
12 HLKEN	Host AHB lock enable The AHB lock enable/disable of Host. 0 Host lock disable. The Host core will never use locked transfer to access memory (default) 1 Host lock enable. The Host core will always use locked transfer to access memory. When transfers are locked, the USB controller will keep the bus between bursts until it has filled it’s internal TX FIFO or emptied it’s RX FIFO
8 IP_PUIDP	Dp pull-up Impedance select on the on-chip full-speed PHY. 0 Pull-up resistor 900 Ohm < R< 1575 Ohm (default) 1 Pull-up resistor 1425 Ohms < R< 3090 Ohms.

Table 48--3. USB_CTRL Register Field Description

Field	Description
7 IP_PUE_UP	This bit enables the Dp Pull-up resistor on the on-chip full-speed PHY. This bit must be 0 for host mode operation. 0 Pull-up resistor disabled (default) 1 Pull-up resistor enabled.
6 IP_PUE_DWN	This bit enables the 15K ohm Dm/Dp pull-down resistors of the on-chip full-speed PHY. This bit must be set for host mode operation. 0 Pull-down resistor disabled (default) 1 Pull-down resistor enabled.
4 USBTE	Transceiver Enable. This bit controls the enable for the on-chip serial transceiver of the host controller. 0 Full Speed transceiver disabled (default) 1 Full Speed transceiver enabled

48.2.1.3, 12

In Table 48-4, “USB_PHY_CTRL_FUNC Register Field Description”, updated the field descriptions of register fields “26”, “25, 20”, “19–16”, “15–8”, and “7–0” to read as follows:

Table 48--5. USB_PHY_CTRL_FUNC Register Field Description

Field	Description
26 SUSP	UTMI suspend. This bit allows software to force the UTMI PHY in low power suspend. Clearing this bit is equivalent to setting the PHCD bit in the USB controller’s PORTSC register with the exception that the PHY will not respond to wake-up requests when this bit is 0. 0 PHY in low power suspend mode 1 Normal operation. Low-power suspend controlled by USB controller. (default)
25 RESET	UTMI reset. This bit allows software to force a reset on the UTMI PHY. This should only be used in exceptional cases as the USB core will perform PHY reset when appropriate. Setting this bit will reset all in the UTMI PHY except the clock generation logic. 0 Normal operation (default) 1 PHY reset
20 VCTL_LD	UTMI vendor control load. For Freescale test use only.
19–16 VCTL_ADDR	UTMI vendor control address. For Freescale test use only.
15–8 VCTL_DATA	UTMI vendor control data. For Freescale test use only.
7–0 VSTS	UTMI vendor control status. For Freescale test use only.

48.2.1.4, 13

In Table 48-5, “USB_PHY_CTRL_TEST Register Field Descriptions”, updated the field descriptions of register fields “4–3”, “2”, “1”, and “0” to read as follows:

Table 48-6. USB_PHY_CTRL_TEST Register Field Descriptions

Field	Description
4–3 TM	UTMI test mode selection. For Freescale test use only.
2 LB	UTMI loop back. For Freescale test use only.
1 NFC	UTMI no Frequency check. For Freescale test use only.
0 FT	UTMI function test. For Freescale test use only.

48.3.3, 14

In Section 48.3.3, “USB Power Control Module”, modified the first sentence to read as follows:

“The HS-USB module supports low power suspend and wakeup functionality.”

48.3.3.1, 14

Modified the section name from “Entering Suspend Mode” to “Entering Low Power Suspend Mode”.

48.3.3.2, 14

Removed the following sentence from Section 48.3.3.2, “Wakeup Events”:

“This interrupt also re-activates the clocks if these were stopped during the suspend.”

48.3.3.2.1, 14

In the last paragraph of Section 48.3.3.2.1, “Host Mode Events”, replaced “Dm or Dp high” with “Dm or Dp assert”.

48.3.6.1, 17

In Section 48.3.6.1, “USB Core Interrupts”, modified the last sentence of the second paragraph to read as follows:

“See Section 48.4, “Initialization/Application Information” for more details.”

48.3.6.2, 17

In Section 48.3.6.2, “USB Wakeup Interrupts”, added the following sentence at the last of the first paragraph:

“USB clocks that were gated in the CCM module must be re-enabled by software.”

48.4.1.1, 17

In Table 48-7, “Configuration, Control, and Status Registers by Core Type”, added rows for ULPIVIEW, ENDPTNAK, and ENDPTNAKEN before the CONFIGFLAG register.

48.4.1.2, 21

In Table 48-8, “HS-USB Register Summary”, removed text “[Optional]” from “ULPI Viewport [Optional]”.

48.4.1.2, 21

In Table 48-8, “HS-USB Register Summary”, modified name and description of 0x0178 (ENDPTNAK) below the reserved field “0x0174”.

48.4.1.2, 21

In Table 48-8, “HS-USB Register Summary”, modified name and description of “0x017C (ENDPTNAKEN)” below “0x0178”.

48.4.1.3.1, 24	In Figure 48-7, “Identification Register (ID) Fields”, updated the reset values to “E241_FA05”.
48.4.1.3.1, 25	In Table 48-9, “Identification Register Field Descriptions”, updated the description of the register field “31–24” to “Reserved”.
48.4.1.3.4, 27	In Figure 48-10, “Device Hardware Parameters Register (HWDEVICE)”, updated the reset values.
48.4.1.3.5, 27	In Figure 48-11, “TX Buffer Hardware Parameters Register (HWTXBUF)”, updated the reset values.
48.4.1.3.6, 28	In Figure 48-12, “RX Buffer Hardware Parameters Register (HWRXBUF) Fields”, updated the reset values.
48.4.1.3.7, 28	In the fourth paragraph, added the following bulleted item at the end of the bulleted list: “000: INC (with burst size 8) + INC (with burst size 8) + INC (with burst size 6) (when AHBBRST is zero, the default burst size is 8, decided by register BURSTSIZE)”
48.4.1.3.7, 29	In Figure 48-13, “System Bus Interface Register (SBUSCFG)”, updated the reset values.
48.4.1.3.7, 29	In Table 48-15, “System Bus Interface Register Field Descriptions”, updated the description of the register field “2–0” to read as follows: “AMBA AHB BURST. This field configures the m_hburst signal of the AMBA master interface. When this field is different from zero, the burst size is set internally to the value of the INCRx AMBA burst, and the value of the fields TXPBURST and RXPBURST in register BURSTSIZE are ignored (but the BURSTSIZE register can still be written/read while the AHBBRST field is nonzero). For the case of AHBBRST != 000 (NOT EQUAL) and when the data buffer start address is not aligned 4 bytes, then SINGLE transfers will occur for AHB write. 000 INCR burst of unspecified length 001 INCR4, non-multiple transfers of INCR4 are decomposed into singles 010 INCR8, non-multiple transfers of INCR8, are decomposed into INCR4 or singles (default value for TO2 and TO2.1) 011 INCR16, non-multiple transfers of INCR16, are decomposed into INCR8, INCR4 or singles 100 Reserved, not used 101 INCR4, non-multiple transfers of INCR4 are decomposed into smaller unspecified length bursts 110 INCR8, non-multiple transfers of INCR8 are decomposed into smaller unspecified length bursts 111 INCR16, non-multiple transfers of INCR16 are decomposed into smaller unspecified length bursts”

48.4.1.4.2, 30 In Figure 48-15, “Host Interface Version Number Register Fields (HCIVERSION)”, updated the reset values.

48.4.1.4.5, 33 In Figure 48-18, “Device Interface Version Number Register (DCIVERSION)”, updated the reset values.

48.4.1.6.1, 36 In Figure 48-22, “USB Command Register (USBCMD)”, updated definitions of bits “14” and “12”.

48.4.1.6.1, 36 In Table 48-21, “USB Command Register Field Descriptions”, updated field descriptions of fields “14” and “12” to read as follows:

Table 48-22. USB Command Register Field Descriptions

Field	Description
14 ADTW	Add dTD Trip Wire (device mode only). This bit is used as a semaphore to ensure the to proper addition of a new dTD to an active (primed) endpoint’s linked list. This bit is set and cleared by software, and is also cleared by hardware when the state machine is in a state for which adding a dTD to a primed endpoint may go unrecognized. For more information on the use of this bit, see the Device Operational Model section.
12	Reserved

48.4.1.6.1, 36 In the description of field 13, “SUTW” of Table 48-21, “USB Command Register Field Descriptions”:

– Modified the reference in the third sentence to Section 48.4.1.6.16, “USB Device Mode Register (USBMODE)”.

– Modified the last sentence to read as follows:

“For more information on the use of this bit, see the Device Operational Model section.”

48.4.1.6.2, 39 In Figure 48-23, “USB Status Register Fields (USBSTS)”, updated definitions of bits “25”, “24”, and “16”.

48.4.1.6.2, 39 In Table 48-22, “USB Status Register Field Descriptions”, updated the following field descriptions:

Table 48-23. USB Status Register Field Descriptions

Field	Description
25–24 TIE1,TIE0	General Purpose Timer Interrupt n. The TIE [n] bit is set to 1 when the counter in the GPTIMERnCTRL register transitions to zero. Writing a 1 to TIE [n] clears it.
23—17	Reserved, read as 0.
16 NAKI	NAK Interrupt Bit- Read Only. This bit is readonly. It is set by hardware when for a particular endpoint both the TX/RX Endpoint NAK bit and the corresponding TX/RX Endpoint NAK Enable bit are set. This bit is automatically cleared by hardware when all the enabled TX/RX Endpoint NAK bits are cleared.

48.4.1.6.3, 41 In Figure 48-24, “USB Interrupt Enable Register Fields (USBINTR)”, updated definitions of bits 25 to “TIE1”, 24 to “TIE0”, 19 to “UPIA”, 18 to “UAIE”, and 16 to “NAKI”.

48.4.1.6.3, 41

In Table 48-23, “USB Interrupt Enable Register Field Descriptions”, updated the following field descriptions:

Table 48-24. USB Interrupt Enable Register Field Descriptions

Field	Description
25–24 TIE1,TIE0	When the TIE[n] bit is set to 1and the GPTINT[n] bit in the USBSTS register is set to 1, the controller issues an interrupt. The interrupt is acknowledged by software clearing the GPTINT[n] bit.
23–20	Reserved, read as 0
19 UPIE	USB Host Periodic Interrupt Enable When this is one, and the USBHSTPERINT bit in the USBSTS register is one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledges by software clearing the USBHSTPERINT bit.
18 UAIE	USB Host Async. Interrupt Enable When this is one, and the USBHSTASYNCINT bit in the USBSTS register is one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledges by software clearing the USBHSTASYNINT bit.
17	Reserved. These bits are reserved and should be set zero.
16 NAKE	NAK Interrupt Enable This bit is set by software if it wants to enable the hardware interrupt for the NAK Interrupt bit. If both this bit and the corresponding NAK Interrupt bit are set, a hardware interrupt is generated.
15-11	Reserved

48.4.1.6.8, 47

In Figure 48-30, “Host Controller AHB burst length control (BURSTSIZE)”, updated figure title “Host Controller AHB burst length control (BURSTSIZE)” with “Host Controller AHB burst length control (BURSTSIZE)”.

48.4.1.6.8, 47

In Table 48-29, “Host Controller AHB burst length control Field Descriptions”, updated the table title “Host Controller AHB burst length control Field Descriptions” with “Host Controller AHB burst length control Field Descriptions”.

48.4.1.6.9, 47

In Figure 1, “Reset values for the two instances of this register: UOG_TXFILLTUNING reset value = 0x00020000 UH1_TXFILLTUNING reset value = 0x00000000”:

– Replaced reset value of bit “17” from “1” to “*”.

– Added the following footnote for the figure:

“Reset values for the two instances of this register:

UOG_TXFILLTUNING reset value = 0x00020000

UH1_TXFILLTUNING reset value = 0x00000000”

48.4.1.6, 49

In this section, added new sub-sections for “Endpoint NAK (ENDPTNAK)” and “Endpoint NAK Enable (ENDPTNAKEN)” registers after Section 48.4.1.6.10, “ULPI VIEWPORT”.

48.4.1.6.10, 49 — Updated heading name from “ULPI Viewport [Optional]” to “ULPI Viewport”.

48.4.1.6.14, 53 — In Figure 48-35, “Port Status Control x Registers (PORTSCx)”, updated the reset values.

48.4.3.2, 94 — In Section 48.4.3.2, “Port Routing and Control”, added the following note:

“The USB Controllers on i.MX parts neither support nor require companion controllers to support full and low speed devices. Therefore, no port routing is present in the controller. Please refer to the Section 48.5.5.1 Embedded Transaction Translator Function for details.”

48.4.3.2, 94 — In Section 48.4.3.2, “Port Routing and Control”, updated the third sentence of the third paragraph to read as follows:

“The Configured Flag (CF) bit is the global routing policy control.”

48.4.3.2.1, 95 — In Section 48.4.3.2.1, “Port Routing Control via EHCI Configured (CF) Bit”, updated the third sentence of the first paragraph to read as follows:

“The Configured Flag (CF) bit, is used to globally set the policy of the routing logic.”

50.3.3.2, 23 — In Table 50-13, “DSZ Bit Field Values”, updated the data port size of bit “100” to read as follows:

Table 50-13. DSZ Bit Field Values

DSZ	Data Port Size	
	MUM=0	MUM=1
100	Reserved	Reserved

50.3.3.3, 24 — In Table 50-14, “Chip Select x Additional Control Register Field Descriptions”, updated the field description of bit field “14–13, LAH” to read as follows:

“LBA to Address Hold. This bit field determines address hold time after LBA negation for MUM = 1 only.

See example on the Figure 50-43 and Figure 50-44. LAH is cleared by a hardware reset for CSCR1A - CSCR5A.

For CSCR0A LAH is set to 10 by hardware reset.

00 2 AHB half clock cycles between LBA negation and address invalid.

01 3 AHB half clock cycle between LBA negation and address invalid.

10 4 AHB half clock cycles between LBA negation and address invalid.

11 5 AHB half clock cycles between LBA negation and address invalid.”

50.3.3.4, 28 — In Table 50-17, “WEIM Control Register Field Descriptions”, removed the following sentence from the description of field “0, MAS”:

“This bit is configured at reset time with the BOOT_CFG[3] pin.”

50.3.3.4, 28 — In Table 50-17, “WEIM Control Register Field Descriptions”, removed the following sentence from the description of field “8, AUS0”:

"This bit is configured at reset time with the BOOT_CFG[5] pin."

50.6.1.1, 41 Updated Figure 50-11, "Read and Write Accesses, WSC=3, CSA=1, CSN=1, LBA=1, LBN=1" as follows:



50.6.1.2, 54

Updated Figure 50-24, “Write Access, WSC=2, CSA=1, WWS=1, CSN=1” as follows:



Appendix A, 720 — Updated Table 1049, “Register: IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT” as follows:

Offset (IOMUXC_GPIO1_IPP_IND_G_IN_10_SELECT_INPUT) 0x0830													Access: User read / write			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAISY	
Write:																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Appendix A — Replaced “1XXX: Enabled” with “1XXX: Keeper Enabled” throughout the chapter.

Appendix A — Replaced

“0000: Pull/Kepper Disabled, Keeper, 100KOhm Pull Down

0001: Pull/Kepper Disabled, Keeper, 47KOhm Pull Up

0010: Pull/Kepper Disabled, Keeper, 100KOhm Pull Up

0011: Pull/Kepper Disabled, Keeper, 22KOhm Pull Up

0100: Pull/Kepper Disabled, Pull, 100KOhm Pull Down

0101: Pull/Kepper Disabled, Pull, 47KOhm Pull Up

0110: Pull/Kepper Disabled, Pull, 100KOhm Pull Up

0111: Pull/Kepper Disabled, Pull, 22KOhm Pull Up”

with

“0xxx: Pull/Keeper Disabled” throughout the chapter.

Appendix A — Replaced

“1000: Enabled, Keeper, 100KOhm Pull Down

1001: Enabled, Keeper, 47KOhm Pull Up

1010: Enabled, Keeper, 100KOhm Pull Up

1011: Enabled, Keeper, 22KOhm Pull Up”

with

“10xx: Keeper Enabled” throughout the chapter.

Appendix A — Replaced

“1: Enabled” with “1: Keeper Enabled” throughout the chapter.