

EB00877

Programming Priority Bits in the Interrupt Controller Current Priority Register for MPC56xx and MPC57xx Families

Rev. 0 — February, 2019

Engineering Bulletin

by: NXP Semiconductors

1 Introduction

This engineering bulletin provides guidance on programming Priority(PRI) bits of the Interrupt Controller Current Priority Register(INTC_CPRn[PRI]) to ensure coherency of shared resource between Interrupt Services Routines(ISRs) for the MPC56xx and MPC57xx family of devices.

2 Programming

The PRI field in the INTC_CPRn register is elevated in the OSEK(Offene Systeme und deren Schnittstellen für die Elektronik in Kraftfahrzeugen) priority ceiling protocol to the top of all the priorities of the Interrupt Service Routines(ISRs) that share a common resource. This protocol therefore allows coherent accesses of the ISRs to that shared resource. For faster execution, below is the most-efficient procedure to modify the PRI bits in the INTC_CPRn register to prevent corruption of the shared data block.

OSEK uses the *GetResource* and *ReleaseResource* system services to manage access to a shared resource.

```
GetResource:
  wrteei 0          # disable external interrupts to the Processor
  raise PRI        # Write to CPR, cache inhibit, guarded
  mbar             # flush out writes from store buffer
  wrteei 1          # enable external interrupts to the Processor
  isync           # re-fetch Processor pipeline

ReleaseResource:
  Mbar            # flush out writes from store buffer
  wrteei 0        # disable external interrupts to the Processor
  lower PRI       # Write to CPR, cache inhibit, guarded
  wrteei 1        # enable external interrupts to the Processor
```

However, MPC5676R, MPC567xK, MPC5775B/E and MPC5777C devices reference manuals mention method to add “delay of 5 core clock” before accessing the coherent data block. This method is also a valid method for these devices.



How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamiQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: February, 2019

Document identifier: EB00877

