

Kinetis GCC Build Tools Options for Optimal Performance on the Cortex-M0+/M4 Core

1 Introduction

This document describes two sets of options that can be used with the CodeWarrior tools for optimal performance on the Cortex-M0+ and M4 cores. One set optimizes the execution speed; another set optimizes the size. You can use the build tools options described in this document for optimal performance, but the build tools settings must be set according to the application being developed.

For more information on the Kinetis GCC Compiler, refer to CodeWarrior Development Studio for Microcontrollers V10.x Kinetis GCC Build Tools Reference Manual by Freescale.

2 Optimization for Speed

Following are the options for speed optimization:

- [Compiler Options](#)
- [Linker Options](#)

Contents

1 Introduction	1
2 Optimization for Speed	1
3 Optimization for Size	2

2.1 Compiler Options

In order to reduce the overall cycle count of the code, pass the following options to the compiler:

```
-mcpu=cortex-m0plus/m4 -mlittle-endian -mthumb -g3 -nostdinc -include
libm.prefix -include lib_c++.prefix -std=c99 -O2 -finline-functions -
ffunction-sections -fdata-sections
```

2.2 Linker Options

In order to reduce the overall cycle count of the code, pass the following options to the linker:

```
-mcpu=cortex-m0plus/m4 -mlittle-endian -mthumb -nostartfiles -
nodefaultlibs -nostdlib -Wl,--gc-sections -Wl,--undefined=sys_exit -
Wl,-n -Wl,-Map=test.map -Wl,--start-group -lstdc++ -lrt -lsupc++ -lc99
-lm -lgcc -lhosted -Wl,--end-group
```

3 Optimization for Size

Specific options direct the compiler and linker to optimize the generated code for smaller size. The following sections provide details on these strategies.

- [Compiler Options](#)
- [Linker Options](#)

3.1 Compiler Options

```
-mcpu=cortex-m0plus/m4 -mlittle-endian -mthumb -g3 -nostdinc -include
libm.prefix -include lib_c++.prefix -std=c99 -Os -ffunction-sections -
fdata-sections
```

3.2 Linker Options

```
-mcpu=cortex-m0plus/m4 -mlittle-endian -mthumb -nostartfiles -
nodefaultlibs -nostdlib -Wl,--gc-sections -Wl,--undefined=sys_exit -
Wl,-n -Wl,-Map=test.map -Wl,--start-group -lstdc++ -lrt -lsupc++ -lc99
-lm -lgcc -lhosted -Wl,--end-group
```

NOTE Use `--mcpu=cortex-m0plus` or `-mcpu=cortex-m4` depending on the core instead of `-mcpu=cortex-m0plus/m4`.

NOTE Use `-mfpv4=fpv4-sp-d16` `-mfloat-abi=hard` in the compiler options for optional cortex-m4 FPU applications

How to Reach Us:

Home Page:
www.freescale.com

E-mail:
support@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, CodeWarrior, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and ARM Cortex-M0+/M4 are registered trademarks of ARM Limited.

© 2013 Freescale Semiconductor, Inc.