

Freescale Semiconductor Application Note

Document Number: AN4107

Rev. 2, 07/2014

Design Checklist for PowerQUICC II Pro MPC8306S Processor

This application note describes the generally recommended connections for new designs based on Freescale's MPC8306S processor. The design checklist may also apply to future bus or footprint-compatible processors. It can also serve as a useful guide for debugging a newly designed system by highlighting those areas of a design that merit special attention during initial system startup.

Contents

1.	MPC8306S Background
2.	Power
3.	Pin Listing and Connections
4.	Clocking 6
5.	Power-On Reset and Reset Configurations 7
6.	JTAG and Debug
7.	Functional Blocks
8.	Revision History





MPC8306S Background

1 MPC8306S Background

This section outlines recommendations to simplify the first phase of design. Before designing a system with a PowerQUICC II Pro device, the designer should be familiar with the available documentation, software, models, and tools.

1.1 References

Some references listed here may be available only under a nondisclosure agreement (NDA). Contact your local field applications engineer or sales representative to obtain a copy.

- Collateral
 - MPC8306 PowerQUICC II Pro Integrated Host Processor Reference Manual
 - MPC8306 PowerQUICC II Pro Integrated Host Processor Chip Errata
 - MPC8306 PowerQUICC II Pro Integrated Host Processor Hardware Specifications
- Models
 - IBIS
 - BSDL

1.2 Device Errata

The device errata document describes the latest fixes and workarounds for the MPC8306S. Carefully study these documents before starting a design with the respective PowerQUICC II Pro device.

1.3 Product Revisions

Table 1 provides the product revision, package, SVR, and PVR details.

Table 1. PowerQUICC II Pro MPC8306 Product Revision

	Device	Package	SVR	PVR
Rev. 1.1	MPC8306S	369 I/O PBGA	0x8110_0211	0x8085_0020
Rev. 1.0	MPC8306S	369 I/O PBGA	0x8110_0210	0x8085_0020

2 Power

This section provides design considerations for the MPC8306 power supplies, as well as power sequencing. For information on MPC8306 AC and DC electrical specifications and thermal characteristics, refer to Hardware Specifications. For power sequencing recommendations, see Section 2.3, "Power Sequencing."

2.1 Power Supply

The Hardware Specifications document lists the recommended range for each power supply listed in Table 2. No external signals on the MPC8306 are 5-V-tolerant. Note that absolute maximum ratings are stress ratings only and functional operation at the absolute maximum is not guaranteed. Stresses beyond



those listed under absolute maximum ratings may affect device reliability or permanently damage the device.

2.2 Power Consumption

The hardware specification document provides the power dissipation of V_{DD} for various configurations of the coherent system bus (CSB) and the e300 core frequencies. The document also estimates power dissipation for all the I/O power rails. I/O power highly depends on the application and is an estimate. A full analysis of your board implementation is required to define your I/O power supply needs. The typical V_{DD} power plus I/O power should be used for the thermal solution design. The junction temperature must not exceed the maximum specified value. The maximum V_{DD} power is the worst case power consumption and should be used for the core power supply design.

2.3 Power Sequencing

One consequence of multiple power supplies is that when power is initially applied, the voltage rails ramp up at different rates. These rates depend on the power supply, the type of load on each power supply, and the manner in which different voltages are derived. However, advances in the PowerQUICC II Pro ESD design allows flexibility in the order in which power rails ramp up, as long as the supplies do not exceed absolute maximum ratings (as defined in the hardware specifications).

NOTE

From a system standpoint, if I/O power supplies ramp up before the V_{DD} core supply stabilizes there may be a period of time when the I/O pins are driven to a logic one or logic zero state. After the power is stable, as long as $\overline{PORESET}$ is asserted, most IP pins are three-stated. To minimize the time that I/O pins are actively driven, apply core voltage before I/O voltage and assert $\overline{PORESET}$ before the power supplies fully ramp up.

Figure 1 shows a power sequencing example.




Figure 1. Power Sequencing Example

Design Checklist for PowerQUICC II Pro MPC8306S Processor, Rev. 2



Power

2.4 Power Planes

Each V_{DD} pin of the MPC8306 should be provided with a low-impedance path to the board power supply. Similarly, each ground pin should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on-chip. The capacitor leads and associated printed-circuit traces connecting to chip V_{DD} and ground should be kept to less than half an inch per capacitor lead.

2.5 Decoupling

Due to large address and data buses and high operating frequencies, the MPC8306 can generate transient power surges and high-frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the system, and it requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each V_{DD} , GV_{DD} and GV_{DD} pin. These decoupling capacitors should receive their power from separate V_{DD} , GV_{DD} , GV_{DD} , and GND power planes in the PCB, using short traces to minimize inductance. Capacitors can be placed directly under the device using a standard escape pattern. Other capacitors can surround the part. These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic surface mount technology (SMT) capacitors should be used to minimize lead inductance.

In addition, several bulk storage capacitors should be distributed around the PCB, feeding the V_{DD} , GV_{DD} , and OV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low equivalent series resistance (ESR) rating to ensure quick response time. They should also connect to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors: $100\text{--}300~\mu\text{F}$. Use simulation to minimize noise on the power supplies before proceeding into the PCB design and manufacturing stage of development.

2.6 PLL Power Supply Filtering

Each PowerQUICC II Pro PLL gets power through independent power supply pins ($AV_{DD}1$, $AV_{DD}2$, and $AV_{DD}3$). The AV_{DD} level should always equal V_{DD} , and preferably be derived directly from V_{DD} through a low-pass filter scheme.


There are several reliable ways to provide power to the PLLs, but the recommended solution is to use independent filter circuits as illustrated in Figure 2, one to each of the three AV_{DD} pins, thus reducing noise injection from one PLL to the other.

This circuit filters noise in the PLL resonant frequency range from 500 kHz to 10 MHz. It should be built with SMT capacitors with a minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended instead of a single, large value capacitor.

Place each circuit as closely as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin without the inductance of vias.



Figure 2 shows the PLL power supply filter circuit for System PLL(AV_{DD1}), QE PLL(AV_{DD2}), and Core PLL (AV_{DD3}).



Low ESL Surface Mount Capacitors

Figure 2. PLL Power Supply Filter Circuit

3 Pin Listing and Connections

Table 2 summarizes the power signal pins.

Table 2. Power Signal Pin Listing

Signal	Connection	Notes
AV _{DD1}	1.0 V ± 50 mV	Analog power for e300 core PLL
AV _{DD2}	1.0 V ± 50 mV	Analog power for system PLL
AV _{DD3}	1.0 V ± 50 mV	Analog power for QE PLL
GV _{DD}	1.8 V ± 100 mV	DDR2 I/O voltage
MVREF	0.49xGV _{DD} to 0.51 xGV _{DD}	DDR reference voltage
V _{DD}	1.0 V ± 50 mV	Core supply voltage
OV _{DD}	3.3 V ± 330 mV	Standard I/O voltage

NOTE

All the power pins need to be tied to their corresponding voltages irrespective of the fact that a module is used or not in the system.



Clocking

4 Clocking

Figure 3 shows the internal distribution of clocks within the MPC8306S.




Figure 3. Clock Subsystem Block Diagram for MPC8306S



The primary clock source is SYS_CLK_IN. The clock for QUICC Engine is derived from QE_CLK_IN. Table 3 lists the clock signal pins.

Connection Signal Pin Type **Notes** If Used If Not Used SYS_CLK_IN 1 Connect to 24-66.67 MHz Always used Clock input. A valid 24-66.67 MHz clock signal (at OV_{DD} level) must be applied to this input. clock signal QE_CLK_IN ı Connect to 24-66.67 MHz 1.5 $k\Omega$ to QE Clock input. A valid 24-66.67 MHz clock signal clock signal GND (at OV_{DD} level) must be applied to this input when

Table 3. Clock Signal Pin Listing

5 Power-On Reset and Reset Configurations

A detailed power-on reset flow is as follows:

- 1. Power to the device is applied.
- 2. The system asserts PORESET (and optionally HRESET) and TRST initializing all registers to their default states.
- 3. The system applies a stable SYS_CLK_IN signal and stable reset configuration inputs (CFG RESET SOURCE).
- 4. The system negates PORESET after at least 32 stable SYS_CLK_IN clock cycles.
- 5. The device samples the reset configuration input signals to determine the reset configuration words source.
- 6. The device starts loading the reset configuration words. When the reset configuration word low is loaded, the system PLL and QE PLL begin to lock. When the system PLL is locked, the *csb_clk* is supplied to the e300 PLL. QE PLL takes approximately same time as System PLL to lock.
- 7. The e300 PLL begins to lock.
- 8. The device drives HRESET asserted until the e300 PLL is locked and until the reset configuration words are loaded.
- 9. If enabled, the boot sequencer loads configuration data from the serial EEPROM as described in the MPC8306 PowerQUICC II Pro Integrated Host Processor Reference Manual.

5.1 Reset Configuration Signals

Various device functions of the PowerQUICC II Pro are initialized by sampling certain signals during the assertion of the PORESET signal after a stable clock is supplied. These inputs are either pulled high or



Power-On Reset and Reset Configurations

low. Although these pins are generally output pins during normal operation, they are treated as inputs while PORESET is asserted. See Table 4 for termination recommendations for the reset configuration pins.

Signal	Pin Type	Termination
PORESET	I	Driven actively by the external reset logic
HRESET	I/O	Pullup with 1.5 k Ω to OV _{DD}
HDLC1_TXD / GPIO[2] / TDM1_TD / CFG_RESET_SOURCE[0]	I/O	Pull up with 4.7 k Ω OV _{DD} or pulldown with 1 k Ω to GND as desired.
HDLC1_RTS / GPIO[6] / TDM1_STROBE / CFG_RESET_SOURCE[1]	I/O	OR Driven as needed during PORESET assertion and tri-state after PORESET negation The length of the stubs introduced by connecting the resistors or any other
HDLC2_TXD/GPIO[16]/ TDM2_TD/ CFG_RESET_SOURCE[2]	I/O	active device should be kept minimum. Failing to do so may distort the HDLC/TDM signals.
HDLC2_RTS / GPIO[22]/ TDM2_STROBE/ CFG_RESET_SOURCE[3]	I/O	

For the USBDR_PCTL[0]/UART2_SOUT[1]/LB_POR_CFG_BOOT_ECC signals, Figure 4 shows the circuit to disable ECC checking during boot-up.




Figure 4. Recommended Circuit for Disabling ECC Checking during MPC8306S Boot-Up

The CFG_RESET_SOURCE[0:3] input signals are sampled during the assertion of $\overline{PORESET}$ to select the interface to load the reset configurations words:

- I²C interface
- A device (that is, CPLD, EEPROM, or Flash) on the local bus
- From an internally defined Reset Configuration Word value. See Table 5.



Table 5. Reset Configuration Word Source

Reset Configuration Signal Name	Value (Binary)	Meaning
CFG_RESET_SOURCE[0:3]	0000	NOR Flash
	0001	NAND Flash 8 bit small page
	0010	Reserved
	0011	Reserved
	0100	I ² C EEPROM
	0101	NAND Flash 8 bit large page
	0110	Reserved
	0111	Reserved
	1000	Hard coded option 0
	1001	Hard coded option 1
	1010	Hard coded option 2
	1011	NOR Flash
	1100	Hard coded option 3
	1101	Hard-coded Reset configuration word for eSDHC boot
	1110	Hard-coded Reset configuration word for eSDHC boot
	1111	Hard-coded Reset configuration word for SPI boot

5.2 Reset Configuration Words

The reset configuration words control the clock ratios and other basic device functions such as boot location and endian mode. The reset configuration words are loaded from the local bus or from the I²C interface during the power-on or hard reset flows.

For more details, refer to MPC8306 PowerQUICC II Pro Integrated Host Processor Reference Manual.

Note: The GPIO signals, listed below in Table 6., are connected to the internal debug signals of SoC. Using Invalid RCW will cause these internal signals to be brought out onto these pins. The state of pins for wrong RCW is indeterminate and can not be predicted. Hence, it is suggested not to use these pins during boot-up.



Table 6. List of GPIOs

Signal Name	Pin Number	GPIO
FEC1_COL/GTM1_TIN[1]/GPIO[16]	AB20	GPIO16
FEC1_CRS/GTM1_TGATE1_B/GPIO[17]	AC21	GPIO17
FEC1_RX_CLK/GPIO[18]	Y17	GPIO18
FEC1_RX_DV/GTM1_TIN[2]/GPIO[19]	Y18	GPIO19
FEC1_RX_ER/GTM1_TGATE[2]_B/GP IO[20]	AB19	GPIO20
FEC1_RXD0/GPIO[21]	AC20	GPIO21
FEC1_RXD1/GTM1_TIN[3]/GPIO[22]	AC19	GPIO22
FEC1_RXD2/GTM1_TGATE[3]_B/GPI O[23]	AC18	GPIO23
FEC1_RXD3/GPIO[24]	AB17	GPIO24
FEC1_TX_CLK/GTM1_TIN4/GPIO[25]	Y15	GPIO25
FEC1_TX_EN/GTM1_TGATE[4]_B/GP IO[26]	Y16	GPIO26
FEC1_TX_ER/GTM1_TOUT[4]_B/GPI O[27]	AC17	GPIO27
FEC1_TXD0/GTM1_TOUT[1]_B/GPI0[28]	AB16	GPIO28
FEC1_TXD1/GTM1_TOUT[2]_B/GPIO[29]	AC16	GPIO29
FEC1_TXD2/GTM1_TOUT[3]_B/GPIO[30]	AC15	GPIO30
FEC1_TXD3/GPIO[31]	AB14	GPIO31
FEC2_COL/GPIO[32]	AC14	GPIO32
FEC2_CRS/GPIO[33]	AB13	GPIO33
FEC2_RX_CLK/GPIO[34]	Y14	GPIO34

5.3 Useful System POR Debug Registers

The hardware reset configuration settings can be read in the reset configuration word low register (RCWLR), the reset configuration word high register (RCWHR), the reset status register (RSR), and the system PLL mode register (SPMR). For more information, see the *MPC8306 PowerQUICC II Pro Integrated Host Processor Reference Manual*. Note that all of these registers are read-only, except RSR.



5.4 Boot Sequencer

The boot sequencer provides the means to load the hardware reset configuration word and to configure any memory-mapped register before the boot-up code runs. Reset configuration loading mode is selected based on the settings of the CFG_RESET_SOURCE pins during the power-on reset sequence. The I²C interface loads the reset configuration words from an EEPROM at a specific calling address while the rest of the device is in the reset state. When the reset configuration words are latched inside the device, I²C is reset until HRESET is negated. Then the device is initialized using boot sequencer mode.

Boot sequencer mode is selected at power-on reset by the BOOTSEQ field in the reset configuration word high register (RCWH). If the boot sequencer mode is selected, the I²C module communicates with one or more EEPROM through the I²C interface to initialize one or more configuration register of the MPC8306S. For the complete data format for programming the I²C EEPROM, refer to *MPC8306 PowerQUICC II Pro Integrated Host Processor Reference Manual*.

The boot sequencer contains a basic level of error detection. If the I²C boot sequencer fails while loading the reset configuration words are loaded, the RSR[BSF] bit is set. If a preamble or CRC fail is detected in boot sequencer mode, there is no internal or external indication that the boot sequencer operation failed. Use one of the GPIO pins for that purpose.

5.5 HRESET

The HRESET signal is not a pure input signal. It is an open-drain signals that the MPC8306 processor can drive low. The connection on the left side of Figure 5 causes signal contention and must not be used.




Figure 5. HRESET Connection

6 JTAG and Debug

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 7. Care must be taken to ensure that these pins are maintained at a valid negated state under normal operating conditions as most have asynchronous behavior and spurious assertion give unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The \overline{TRST} signal is optional in the IEEE Std 1149.1® specification, but it is provided on all processors that implement the Power Architecture®. The device requires \overline{TRST} to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert \overline{TRST} during the power-on reset flow. Simply tying \overline{TRST} to $\overline{PORESET}$ is not practical because the JTAG interface is also



JTAG and Debug

used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and to control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to assert PORESET and TRST independently to control the processor fully. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 7 allows the COP port to assert $\overline{PORESET}$ and \overline{TRST} independently, while ensuring that the target can drive $\overline{PORESET}$ as well.

The COP interface has a standard header, shown in Figure 6, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 6 is common to all known emulators.

If the JTAG interface and COP header are not used, Freescale recommends all of the following connections:

- TRST should be tied to PORESET through a 0 kΩ isolation resistor so that it is asserted when the system reset signal (PORESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 7. If this is not possible, the isolation resistor allows future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS, TDO, or TCK.






Figure 6. COP Connector Physical Pinout



JTAG and Debug




Figure 7. JTAG Interface Connection

Notes:

- 1. The COP port and target board should be able to assert PORESET and TRST independently to the processor to control the processor fully as shown here.
- 2. Populate this with a 10 Ω resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the /TRST line. If BSDL testing is not being performed, this switch should be closed to position B.

Design Checklist for PowerQUICC II Pro MPC8306S Processor, Rev. 2

15



Table 7 details the termination recommendations for the JTAG, TEST, PMC, and thermal management pins.

Table 7. JTAG and TEST Pin Listing

Signal	Pin	Termination If used If not used		Notes			
Signal	Туре			Notes			
TCK	I	As needed + 10 k Ω to OV _{DD}	10 kΩ to OV_{DD}	Commonly used for boundary scan testing. If this pin is truly not used, it can be tied directly to GND.			
TDI	I	As needed	Open	This JTAG pin has a weak internal pull-up P-FET that is always enabled.			
TDO	0	As needed	Open	Actively driven during RESET			
TMS	I	As needed	Open	This JTAG pin has a weak internal pull-up P-FET that is always enabled.			
TRST	I	Tie to the output of a Negative OR gate	Tie to PORESET through a 0 kΩ	This JTAG pin has a weak internal pull-up P-FET that is always enabled. If an In-Circuit Emulator is used in the design, TRST should be tied to the output of a Negative OR gate logic. The inputs to the Negative OR gate logic should be any external TRST source and the PORESET signal			
			Test				
TEST_MODE	I	Tie direct	ly to GND				
	DEBUG						
QUIESCE	0	As needed	Open				
			Thermal Manag	ement			
THERM0	I	As needed	Tie to GND	Thermal sensitive resistor			

7 Functional Blocks

This section presents the recommendations and guidelines for designing with various functional blocks on the MPC8306S.

7.1 DDR2 SDRAM

For details on layout consideration and DDR programming guidelines, refer to the following application notes:

- AN2910: *Hardware and Layout Design Considerations for DDR2 Memory Interfaces*, for signal integrity and layout considerations.
- AN3369: *PowerQUICC*TM *III DDR2 SDRAM Controller Register Setting Considerations*, for DDR programming guidelines.



Table 8 summarizes the DDR SDRAM pins.

Table 8. DDR SDRAM Pin Listing

Signal	Pin Type	Connection		Notes	
O.g.i.u.	, , ,	If Used	If Not Used		
MEMC_MDQ[0:15]	I/O	As needed	Open	When in use, proper signal integrity analysis must be performed using the respective device IBIS model. Parallel termination is optional for DDR signals and should be simulated to verify necessity.	
MEMC_MDM[0:1]	0	As needed	Open	_	
MEMC_MDQS[0:1]	I/O	As needed	Open	_	
MEMC_MBA[0:2]	0	As needed	Open	_	
MEMC_MA[0:13]	0	As needed	Open	_	
MEMC_MWE	0	As needed	Open	_	
MEMC_MRAS	0	As needed	Open	_	
MEMC_MCAS	0	As needed	Open	_	
MEMC_MCS[0:1]	0	As needed	Open	_	
MEMC_MCKE	0	As needed	Open	This output is actively driven during reset rather than being three-stated during reset.	
MEMC_MCK	0	As needed	Open	_	
MEMC_MCK	0	As needed	Open	_	
MEMC_MODT[0:1]	0	As needed	Open	_	

7.2 Enhanced Local Bus Controller

The eLBC provides one GPCM, one FCM, and three UPMs for the local bus, with no restriction on how many of the four banks (chip selects) can be programmed to operate with any given machine. When a memory transaction is dispatched to the eLBC, the memory address is compared with the address information if each bank. The corresponding machine assigned to that bank (GPCM, FCM or UPM) then takes ownership of the external signals that control the access and maintains control until the transaction ends. Thus, with the eLBC in GPCM or FCM, or UPM mode, only one of the eight chip selects is active at any time for the duration of the transaction.

The local bus clock is not configured while it is executing from the local bus, but rather by executing code from the DDR. The PowerQUICC II Pro local bus features a multiplexed address and data bus, LAD[0:15]. An external latch is required to de-multiplex these signals to the connecting device.



7.2.1 Local Bus Address

Figure 8 shows the correct way to make the address for the local bus.




Figure 8. Local bus address




Figure 9. LALE timing

For every assertion of \overline{LCS} n, LALE is asserted first. While LALE is asserted, all other control signals are negated. The duration of LALE can be programmed to 1–4 cycles in LCRR[EADC]. The default is 4 cycles. The timing of LALE negation is important to ensure the correct latch. If the change of LAD and negation of LALE are too close and the margin for the latch is not sufficient, RCWHR[LALE] can be set. LALE is negated ½ a local bus clock earlier that ensures enough margin.

Table 9 lists guidelines for connecting to 8 and 16-bit devices. LAD[0] is the most significant address and data bit, and LAD[15] is the least significant address and data bit. Not that for a 16-bit port connection, the



address LA[25] is normally not required because byte lane control is achieved through signals as outlined in Table 9.

Table 9.	Local	Bus	Byte	Lane	Control
----------	-------	-----	------	------	---------

Device Data Width	Address	B Data	Byte Lane Control			
Device Data Width	Address		GPCM	FCM	UPM	
8-bit	LA[0:25]	LAD[0:7]	TWE[0]	LFWE	LBS[0]	
16-bit	LA[0:24]	LAD[0:15]	<u>LWE</u> [0:1]	_	LBS[0:1]	

7.2.2 NAND Flash Interface

The FCM provides a glueless interface to parallel-bus NAND Flash EEPROM devices. The figure given below shows a simple connection between an 8-bit port size NAND flash EEPROM and the eLBC in FCM mode. Commands, address bytes and data are all transferred on LAD[0:7].




Figure 10. NAND Flash Connection Diagram

Design Checklist for PowerQUICC II Pro MPC8306S Processor, Rev. 2



Table 10 summarizes the local bus pins.

Table 10. Local Bus Pin Listing

Signal	Pin Type	Cor	nnection	Notes
Signal	Pili Type	If Used	If Not Used	Notes
LAD[0:15]	I/O	As needed	Open	_
LA[16:25]	0	As needed	Open	_
LCS[0:3]	0	As needed	Open	_
LWE/LFWE/ LBS	0	As needed	Open	_
LBCTL	0	As needed	Open	_
LALE	0	As needed	Open	_
LGPL0/LFCLE	0	As needed	Open	_
LGPL1/LFALE	0	As needed	Open	_
LGPL2/LFRE/LOE	0	As needed	Open	_
LGPL3/LFWP	0	As needed	Open	_
LGPL4/LGTA/LUPWAIT/LFRB	I/O	As needed + 1 k–10 kΩ to OVDD	4.7kΩ $- 10$ kΩ to OVDD	Output when configured as LGPL4.
LGPL5	0	As needed	Open	_
LCLK[0:1]	0	As needed	Open	_



7.3 Universal Serial Bus (USB)

Figure 11 shows the USB interface block diagram.




Figure 11. USB Interface Block Diagram

The USB DR module is a USB 2.0-compliant serial interface engine for implementing a USB interface. The DR controller can act as a device or host controller. Interfaces to negotiate the host or device role on the bus in compliance with the on-the-go (OTG) supplement to the USB specification are also provided. The DR module supports the required signaling for UTMI low pin count interface (ULPI) transceivers (PHYs). The PHY interfacing to the ULPI is an external PHY.

The USB DR module has three basic operating modes—host, device, and OTG. Table 11 lists the ULPI pins.

Signal	Pin Type	Connection		Notes	
Signal	i iii i ypc	If Used	If Not Used	Notes	
USBDR_TXDRXD[0:7]	I/O	As needed	Open	Pin functionality determined by SICRL[24–25] and SICRL[26–27] bit settings.	
USBDR_CLK	I	As needed	1 kΩ to GND	Pin functionality determined by SICRH[26] bit setting.	
USBDR_NXT	I	As needed	1 kΩ to GND	Pin functionality determined by SICRH[26-27] bit setting.	

Table 11. ULPI Pin Listing



Table 11. ULPI Pin Listing (continued)

Signal	Din Tuna	Cor	nnection	Notes
Signai	Pin Type	If Used	If Not Used	Notes
USBDR_TXDRXD[0]/ UART1_SOUT[1]/ GPIO[32]	I/O	As needed	Open	_
USBDR_TXDRXD[1]/ UART1_SIN[1/ GPIO[33]	I/O	As needed	Open/ $2 \text{ k}10 \text{ k}\Omega$ to $\text{OV}_{\text{DD/}}$	Can be left open if USB function is chosen for this pin and it is unused. Pull up required if UART/QE function is chosen for this pin and it is unused.
USBDR_TXDRXD[2]/ UART1_SOUT[2]/ UART1_RTS[1]/ QE_BRG[1]	I/O	As needed	Open	_
USBDR_TXDRXD[3]/ UART1_SIN[2]/ UART1_CTS[1]/ QE_BRG[2]	I/O	As needed	Open/ 2 k–10 kΩ to OV _{DD/}	Can be left open if USB/QE function is chosen for this pin and it is unused. Pull up required if UART function is chosen for this pin and it is unused.
USBDR_TXDRXD[4]/ GPIO[34]/ QE_BRG[3]	I/O	As needed	Open	_
USBDR_TXDRXD[5]/ GPIO[35]/ QE_BRG[4]	I/O	As needed	Open	_
USBDR_TXDRXD[6]/ GPIO[36]/ QE_BRG[9]	I/O	As needed	Open	_
USBDR_TXDRXD[7]/ GPIO[37]/QE_BRG[11]	I/O	As needed	Open	_
USBDR_CLK/ UART1_SIN[2]/ UART2_CTS[1]	I	As needed	2 k–10 kΩ to $OV_{DD/}$	_
USBDR_NXT/ UART2_SIN[1]/ QE_EXT_REQ_4	I/O	As needed	2 k–10 kΩ to $OV_{DD/}$	_
USBDR_DIR/IIC_SCL2	I/O	As needed $^+$ 2 k–10 k Ω to OV _{DD} if used as IIC	2 k–10 kΩ to OV _{DD}	_
USBDR_STP/ QE_EXT_REQ_2	I/O	As needed	Open / 2 k–10 kΩ to OV _{DD}	Can be left open if USB function is chosen for this pin and it is unused. Pull up required if QE function is chosen for this pin and it is unused.



Table 11. ULPI Pin Listing (continued)

Signal	Din Tyno	Coi	nnection	Notes
Signal	Pin Type	If Used	If Not Used	Notes
USBDR_PWRFAULT/ IIC_SDA2/CE_PIO[1]	I	As needed $^+$ 2 k–10 k Ω to OV _{DD,} if used as IIC	1 kΩ to GND/ 2 k–10 kΩ to OV _{DD} / Open	Pull down to be used if USB function is chosen for this pin and it is unused. Pull up required if IIC function is chosen for this pin and it is unused. Can be left open if CE_PIO_1 function is chosen for this pin and it is unused.
USBDR_PCTL[0]/ UART2_SOUT[1]/ LB_POR_CFG_BOOT _ECC	I/O	As needed	Open	Can be left open if USB/UART function is chosen for this pin and it is unused. When used as LB_POR_CFG_BOOT_ECC: Pull up with $1.5 \mathrm{k}\Omega$ to $\mathrm{OV}_{\mathrm{DD}}$; no pull down resistor required when logic 0 needs to be driven as the internal pull down is implemented in SOC OR Driven as needed during $\overline{\mathrm{HRESET}}$ assertion and tri-state after $\overline{\mathrm{HRESET}}$ negation.
USBDR_PCTL[1]/ UART2_SOUT[2]/ UART2_RTS[1]/ LB_POR_BOOT_ERR	0	As needed	Open	_

7.4 Integrated Programmable Interrupt Controller (IPIC)

The integrated programmable interrupt controller (IPIC) provides interrupt management for receiving hardware-generated interrupts from internal and external sources. It also prioritizes and delivers the interrupts to the CPU for servicing. The \overline{IRQ} lines are multiplexed with signals CKSTOP_IN and CKSTOP_OUT interface pins. The configuration of each \overline{IRQ} pin is programmed using the system I/O configuration high register (SICRH).

Table 12 summarizes the programmable interrupt controller pins.

• Via usage: Limit via usage to 4 vias per TX trace and 2 vias per RX trace (6 vias total, entire path)

Table 12. Programmable Interrupt Controller Pin Listing

Signal	Pin Type	Connection	Notes		
Jigilai Tili Type		If Used	If Not Used	110.00	
IRQ[0]/MCP_IN	I	As needed + 2 k–10 k Ω to OV _{DD}	2 k–10 k Ω to OV _{DD}	_	
IRQ[1]/MCP_OUT	I/O	As needed + 2 k–10 k Ω to OV _{DD}	2 k–10 k Ω to OV _{DD}	_	



Table 12. Programmable Interrupt Controller Pin Listing (continued)

Signal	Pin Type	Connection	Notes	
Oigina.		If Used	If Not Used	noice
IRQ[2]/ CKSTOP_OUT	I/O	As needed + 2k–10k to OV _{DD}	2k-10k to OV _{DD}	_
IRQ[3]/ CKSTOP_IN	I	As needed + 2k–10k to OV _{DD}	2k-10k to OV _{DD}	_

7.5 DUART

Table 13 lists the dual UART pins.

Table 13. Dual UART Pin Listing

Cianal	Din Tuno	Conn	ection	- Notes	
Signal	Pin Type	If Used	If Not Used	Notes	
UART1_SOUT[1]/ LCS[4]	0	As needed	Open	_	
UART1_SIN[1]/ LCS[5]	I/O	As needed	$2 \text{ k}10 \text{ k}\Omega \text{ to}$ OV _{DD} / Open	Pull up required if UART function is chosen for this pin and it is unused. Can be left open if $\overline{\text{LCS}}$ function is chosen for this pin and it is unused.	
UART1_SOUT[2]/ UART1_RTS[1]/ LCS[6]	0	As needed	Open	_	
UART1_SIN[2]/ UART1_CTS[1]/ LCS[7]	I/O	As needed	$2 \text{ k}10 \text{ k}\Omega \text{ to}$ OV _{DD} / Open	Pull up required if UART function is chosen for this pin and it is unused. Can be left open if $\overline{\text{LCS}}$ function is chosen for this pin and it is unused.	



7.6 I²C Interface

There are two I^2C ports. Table 14 lists the I^2C1 pins. The I^2C2 pins are multiplexed with the USB pins and are listed in Table 14. (titled ULPI pin listing).

Table 14. I²C Pin Listing

Signal	Pin Type	Connection	Notes	
Oigiidi	ypc	If Used	If Not Used	1000
IIC_SCL1	I/O	As needed + 2 k–10 k Ω to OV _{DD}	2 k–10 k Ω to OV _{DD}	Open-drain signal
IIC_SDA1	I/O	As needed + 2 k–10 k Ω to OV _{DD}	2 k–10 k Ω to OV _{DD}	Open-drain signal

7.7 SPI

Table 15 lists the SPI pins.

Table 15. SPI Pin Listing

Signal	Pin Type	Connec	tion	Notes
Signal	riii i ype	If Used	If Not Used	Notes
SPIMOSI	I/O	As needed + 2 k–10 k Ω to OV _{DD}	2 k–10 kΩ to OV_{DD}	_
SPIMISO	I/O	As needed + 2 k–10 k Ω to OV _{DD}	2 k–10 k Ω to OV _{DD}	_
SPICLK	I/O	As needed + 2 k–10 k Ω to OV_{DD}	2 k–10 k Ω to OV _{DD}	_
SPISEL	I	As needed + 2 k–10 k Ω to OV_{DD}	2 k–10 k Ω to OV _{DD}	Should be used when SPI is configured as slave
SPISEL_BOOT/ IIC_SDA2/ CKSTOP_OUT	I/O	As needed + 2 k-10 kΩ to OV _{DD}	Open/ 2 k–10 kΩ to OV _{DD}	Pull up required if IIC_SDA2 function is chosen for this pin and it is unused. Can be left open if SPISEL_BOOT or CKSTOP_OUT function is chosen for this pin and it is unused.

7.8 QUICC Engine Communication Interfaces

The QUICC Engine Communication interfaces include three Fast Ethernet Controllers (FEC) and HDLC/TDM ports.



7.8.1 Fast Ethernet Controller

QEULite supports three FECs on UCC1, UCC2, and UCC3. The FECs support the following interfaces:

- Media Independent Interface (MII)
- Reduced Media Independent Interface (RMII)

A dedicated set of Ethernet management signals (FEC_MDC and FEC_MDIO) is available for management of external devices connected on these interfaces.

Table 16 lists the fast Ethernet controller pins.

Table 16. FEC Pin Listing

Signal	Pin Type	Connec	tion	Notes
Signal	Pin Type	If Used	If Not Used	Notes
FEC_MDC	0	As needed	Open	_
FEC_MDIO	I/O	As needed	1 kΩ to GND	_
FEC1_COL/ GTM1_TIN[1]/ GPIO[16]	I/O	As needed	1 kΩ to GND	_
FEC1_CRS/ GTM1_TGATE[1]/ GPIO[17]	I/O	As needed	1 kΩ to GND	_
FEC1_RX_CLK/ GPIO[18]	I/O	As needed	1 kΩ to GND	_
FEC1_RX_DV/ GTM1_TIN[2]/ GPIO[19]	I/O	As needed	1 kΩ to GND	_
FEC1_RX_ER/ GTM1_TGATE[2]/ GPIO[20]	I/O	As needed	1 kΩ to GND	_
FEC1_RXD[0]/ GPIO[21]	I/O	As needed	1 kΩ to GND	_
FEC1_RXD[1]/ GTM1_TIN[3]/ GPIO[22]	I/O	As needed	1 kΩ to GND	_
FEC1_RXD[2]/ GTM1_TGATE[3]/ GPIO[23]	I/O	As needed	1 kΩ to GND	_
FEC1_RXD[3]/ GPIO[24]	I/O	As needed	1 kΩ to GND	_
FEC1_TX_CLK/ GTM1_TIN[4]/ GPIO[25]	I/O	As needed	1 kΩ to GND	_



Table 16. FEC Pin Listing (continued)

Signal	Pin Type	Connec	tion	Notes
Signal	гіі туре	If Used	If Not Used	Notes
FEC1_TX_EN/ GTM1_TGATE[4]/ GPIO[26]	I/O	As needed	Open	_
FEC1_TX_ER/ GTM1_TOUT[4]/ GPIO[27]	I/O	As needed	Open	_
FEC1_TXD[0]/ GTM1_TOUT[1]/ GPIO[28]	I/O	As needed	Open	_
FEC1_TXD[1]/ GTM1_TOUT[2]/ GPIO[29]	I/O	As needed	Open	_
FEC1_TXD[2]/ GTM1_TOUT[3]/ GPIO[30]	I/O	As needed	Open	_
FEC1_TXD[3]/ GPIO[28]	I/O	As needed	Open	_
FEC2_COL/ GPIO[32]	I/O	As needed	1 kΩ to GND	_
FEC1_CRS/ GPIO[33]	I/O	As needed	1 kΩ to GND	_
FEC2_RX_CLK/ GPIO[34]	I/O	As needed	1 kΩ to GND	_
FEC2_RX_DV/ GPIO[35]	I/O	As needed	1 kΩ to GND	_
FEC2_RX_ER/ GPIO[36]	I/O	As needed	1 kΩ to GND	_
FEC2_RXD[0]/ GPIO[37]	I/O	As needed	1 kΩ to GND	_
FEC2_RXD[1]/ GPIO[38]	I/O	As needed	1 kΩ to GND	_
FEC2_RXD[2]/ GPIO[39]	I/O	As needed	1 kΩ to GND	_
FEC2_RXD[3]/ GPIO[40]	I/O	As needed	1 kΩ to GND	_
FEC2_TX_CLK/ GPIO[41]	I/O	As needed	1 kΩ to GND	_
FEC2_TX_EN/ GPIO[42]	I/O	As needed	Open	_



Table 16. FEC Pin Listing (continued)

Signal	Din Type	Connec	tion	Notes	
Signal	Pin Type	If Used	If Not Used	Notes	
FEC2_TX_ER/ GPIO[43]	I/O	As needed	Open	_	
FEC2_TXD[0]/ GPIO[44]	I/O	As needed	Open	_	
FEC2_TXD[1]/ GPIO[45]	I/O	As needed	Open	_	
FEC2_TXD[2]/ GPIO[46]	I/O	As needed	Open	_	
FEC2_TXD[3]/ GPIO[47]	I/O	As needed	Open	_	
FEC3_COL/ GPIO[48]	I/O	As needed	1 kΩ to GND	_	
FEC3_CRS/ GPIO[49]	I/O	As needed	1 kΩ to GND	_	
FEC3_RX_CLK/ GPIO[50]	I/O	As needed	1 kΩ to GND	_	
FEC3_RX_DV/ GPIO[51]	I/O	As needed	1 kΩ to GND	_	
FEC3_RX_ER/ GPIO[52]	I/O	As needed	1 kΩ to GND	_	
FEC3_RXD[0]/ GPIO[53]	I/O	As needed	1 kΩ to GND	_	
FEC3_RXD[1]/ GPIO[54]	I/O	As needed	1 kΩ to GND	_	
FEC2_RXD[2]/ GPIO[55]	I/O	As needed	1 kΩ to GND	_	
FEC2_RXD[3]/ GPIO[56]	I/O	As needed	1 kΩ to GND	_	
FEC3_TX_CLK/ GPIO[57]	I/O	As needed	1 kΩ to GND	_	
FEC3_TX_EN/ GPIO[58]	I/O	As needed	Open	_	
FEC3_TX_ER/ GPIO[59]	I/O	As needed	Open	_	
FEC3_TXD[0]/ GPIO[60]	I/O	As needed	Open	_	
FEC3_TXD[1]/ GPIO[61]	I/O	As needed	Open	_	

Design Checklist for PowerQUICC II Pro MPC8306S Processor, Rev. 2



Table 16. FEC Pin Listing (continued)

Signal P	Pin Type	Connection	Notes	
Oignai	ı ııı ıypc	If Used	If Not Used	Notes
FEC3_TXD[2]/ GPIO[62]	I/O	As needed	Open	_
FEC3_TXD[3]/ GPIO[63]	I/O	As needed	Open	_



7.8.2 HDLC/TDM Ports

The QUICC Engine supports two HDLC/TDM ports.

Table 17 lists the HDLC/TDM port signals.

Table 17. HDLC/TDM Port Signals

Signal	Pin Type	Connection		Notes
		If Used	If Not Used	Notes
HDLC1_RXCLK/ TDM1_RCK/ GPIO[1]	I/O	As needed	Open	If unused and left open, configure this pin as output
HDLC1_RXD/ TDM1_RD/ GPIO[3]	I/O	As needed	1 kΩ to GND	_
HDLC1_TXCLK/ TDM1_TCK/ GPIO[0]	I/O	As needed	Open	If unused and left open, configure this pin as output
HDLC1_CD/ TDM1_TFS/ GPIO[4]	I/O	As needed	2 k–10 kΩ to OV _{DD}	_
HDLC1_CTS/ TDM1_RFS/ GPIO[5]	I/O	As needed	2 k–10 kΩ to OV _{DD}	_
HDLC2_TXCLK/ TDM2_TCK/ GPIO[16]	I/O	As needed	Open	If unused and left open, configure this pin as output
HDLC2_RXCLK/ TDM2_RCK/ GPIO[17]	I/O	As needed	Open	If unused and left open, configure this pin as output
HDLC2_RXD/ TDM2_RD/ GPIO[19]	I/O	As needed	1 kΩ to GND	_
HDLC2_CD/ TDM2_TFS/ GPIO[20]	I/O	As needed	2 k–10 k Ω to OV _{DD}	_
HDLC2_CTS/ TDM2_RFS/ GPIO[21]	I/O	As needed	2 k–10 kΩ to OV_{DD}	_



Revision History

8 Revision History

Table 18 provides a revision history for this application note.

Table 18. Document Revision History

Rev. Number	Date	Substantive Change(s)
2	07/2014	Updated PVR values in Table 1.Updated Table 5.
1	04/2012	 Table 4. page 8, in termination column for CFG_RESET_SOURCE[n], HRESET_B is replaced with PORESET_B. Table 10, Page 19, For Signals LGPL4/LGTA_B/LUPWAIT/LFRB_B, in column "if not used", changed from "Open" to "4.7k - 10k to OVDD". Table 11, Page 21, signal QE_TRB_O and QE_TRB_I are hidden.
0	03/2011	Initial Release



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2014 Freescale Semiconductor, Inc.

Document Number: AN4107

Rev. 2 07/2014



