## AN13291 FLAC7.1 Implementation and Audio Quality Measurement on RT1060 and CS42448 Audio Card

Rev. 0 — 10 June 2021

Application Note

Introduction.....1

FLAC overview......1

Implementation.....1

User case system......2

CS42448 codec configurations....3

Audio card DAC measurement.... 6

Audio card ADC measurement....8

Conclusion.....10

References.....10

Revision history......10

Contents

1

2

3

3.1

3.2

3.3

4

4.1

4.2

5

6

7

## 1 Introduction

The i.MX RT series are the industry's first crossover processor. i.MX RT1060 is a part of the EdgeVerse<sup>TM</sup> edge computing platform. The i.MX RT1060 device runs on the Arm<sup>®</sup> Cortex<sup>®</sup>-M7 core at 600 MHz, which can support high-performance applications.

CS42448 Audio Card is an audio expansion card, which can be directly connected to RT1060EVKB, to support more complex audio applications on RT060EVKB.

i.MX RT1060 provides rich audio interfaces, including SAI-1, SAI-2, SAI-3, SPDIF and MQS. This application note introduces:

- · How to implement Flac7.1 decoding on RT1060
- · How to implement 8-channel playback in TDM mode with SAI-1 interface on the CS42448 audio card
- · How to use APx525 to measure the audio quality of Cs42448 audio card

## 2 FLAC overview

Free Lossless Audio Codec (FLAC) is an audio format similar to MP3 but lossless, which means that the audio in FLAC is compressed without any quality loss. The features are as follows::

- FLAC source code is available under the open-source license.
- · FLAC is the first truly open and free lossless audio format.
- · FLAC is compressed without any loss in quality.


After Flac7.1 is decoded, eight channels of audio data are sent to eight speakers for playback. Optimizing the position of these eight speakers will produce an immersive effect. Table 1 lists the channel assignment of the eight channels.

Front Left	Front Right		
Front Center	LFE		
Back Left	Back Right		
Side Left	Side Right		

## 3 Implementation

As shown in Figure 1 and Figure 2, eight speakers are placed according to the 7.1 surrounding sound standard to obtain a better 7.1 surrounding sound effect. This chapter introduces the specific implementation method.






#### 3.1 User case system


Figure 3 is the system architecture of the Flac7.1 surrounding user case. As shown in Figure 3, RT1060 retrieves the audio file from the SD card through the SDIO interface. The audio file is FLAC7.1 format. Then RT1060 performs decoding. After the decoding is completed, RT1060 sends 8-channel audio data to the audio card in TDM mode by SAI-1 interface. The audio card integrates the codec cs42448 chip onboard. This codec chip supports up to six channels of input and 8 channels of output at the same time.

SAI-1 sends 8-channel audio digital signals to the cs42448 codec, the cs42448 codec converts 8-channel audio digital signals into 8-channel analog signals, and then it sends them to eight speakers for playback.



#### 3.2 CS42448 codec configurations

The cs42448 is a highly integrated mixed signal 24-bit audio codec. It consists of six Analog-to-Digital Converters (ADC) that implemented using multi-bit delta-sigma techniques and eight Digital-to-Analog Converters (DAC) that also implemented using multi-bit delta-sigma techniques. All eight DAC channels provide digital volume control and can operate with differential or single-ended outputs. The DAC serial ports of cs42448 support I2S TDM digital interface formats with varying bit depths from 16 to 24 and allow up to eight DAC channels in a Time-Division Multiplexed (TDM) interface format. shows the timing diagram of TDM.



TDM data is received Most Significant Bit (MSB) first, on the second rising edge of the DAC\_SCLK occurring after a DAC\_LRCK rising edge. All data is valid on the rising edge of DAC\_SCLK. The AIN1 MSB is transmitted early, but is guaranteed valid for a specified time after SCLK rises. All other bits are transmitted on the falling edge of DAC\_SCLK. Each time slot is 32-bit wide, with the valid data sample left justified within the time slot.



The code in Example 1 gives the CS42448 codec specific configuration for reference.

#### Example 1

```
cs42888_config_t cs42448Config = {
    .DACMode = kCS42888_ModeSlave,
    .ADCMode = kCS42888_ModeSlave,
    .reset = BORAD_CodecReset,
    .master = false,
    .i2cConfig = {.codecI2CInstance = DEMO_I2C_INSTANCE, .codecI2CSourceClock =
BOARD_CODEC_I2C_CLOCK_FREQ},
    .format = {.mclk_HZ = 24576000U, .sampleRate = 48000U, .bitWidth = 24U},
    .bus = kCS42888_BusTDM,
    .slaveAddress = CS42888_I2C_ADDR,
};
```

#### 3.3 FLAC decode process

The FLAC decoding process in this application includes the following steps. The code in Example 2 gives the specific process for reference.

- 1. Create a new Decoder.
- 2. MD5 checking.
- 3. Initialize, retrieve the FLAC file.
- 4. FLAC starts decoding until the end.
- 5. Delete Decoder.

```
Example 2
```

```
static void DEMO FlacDecode (void)
   static FLAC bool ok = true;
   static FLAC StreamDecoderInitStatus init status;
    /* Creat a new decoder. */
    if((g decoder = FLAC stream decoder new()) == NULL)
    {
       flac printf("ERROR: allocating decoder.\r\n");
       assert(false);
     }
     (void)FLAC stream decoder set md5 checking(g decoder, true);
    init status = FLAC stream decoder init file(g decoder, fileName, write callback,
metadata callback, error callback, &s fileObject);
     if(init status != FLAC STREAM DECODER INIT STATUS OK)
        flac printf("ERROR: initializing decoder: %s\n",
FLAC StreamDecoderInitStatusString[init status]);
        ok = false;
      }
     if(ok) {
        ok = FLAC stream decoder process until end of stream(g decoder);
        flac printf("decoding: %s\r\n", ok? "succeeded" : "FAILED");
        flac printf(" state: %s\r\n",
FLAC StreamDecoderStateString[FLAC stream decoder get state(g decoder)]);
      }
      FLAC stream_decoder_delete(g_decoder);
}
```


Taking 8-channel FLAC decoding as an example, the write\_callback of FLAC decoder is triggered in the unit of blocksize. In this application, a blocksize contains eight channels of audio data stream, each channel of audio data stream contains 4608 samples, and each sample contains four bytes of data. In the write\_callback function, convert the decoded data that SAI can send to the codec for playback. Figure 5 shows the specific software processing.

			<		FL	AC write_	callback			>			
		←				BlockSiz	ze(4608)					<b>→</b>	
ſ		Sample1_1	Sample	1_2	Sample1_3			Sample1	Sample1_4606 Sample1_4607		Sample1_4608		
		Sample2_1	2_1 Sample2_2		Sample2_3			Sample2	Sample2_4606 Sample2_460		2_4607	Sample2_4608	
		Sample3_1		.				<u> </u>					
	.	Sample4_1	Sample4_1										
8 chanr	8 channels —		Sample5_1										
		Sample6_1	ample6_1										
		Sample7_1	<sup>7_1</sup>										
		Sample8_1	. Sample	8_2	Sample8_3			Sample8	Sample8_4606 Sample8_4607		Sample8_4608		
					I		Soft	ware pi	roces	S			
Sample1_1	Sample2_1		Sample8_1	Sample	1_2 Sample2_	2	Sample8_2		Samp	ole4608_1		Sample4608_7	Sample4608_8
L													
SAI-1													
gure 5. F	-LAC sol	ftware pr	ocess										

## 4 Audio quality measurement

shows the system block diagram of the CS42448 audio card. It can support eight channels of audio data output (DAC) and six channels of audio data input (ADC). To know whether the audio signal quality after Audio Card processing meets the application requirements, the audio card needs to be measured around six major test items: Level&Gain, THD+N, Frequency Response, Signal to Noise, Crosstalk, Inter-channel Phase. In addition, to measure the audio quality of the audio card, a professional audio quality analyzer APx525 is required, which includes the following features:

- Two analog input channels (APx525)
- AES/SPDIF digital I/O
- Typical THD+N < -110 dB
- > 1 MHz bandwidth @ 24 bits on two channels [with BW52 option]
- 1.2 M point FFTs
- · Powerful automation and sophisticated reporting
- · Support for the complete range of APx digital I/O options



#### 4.1 Audio card DAC measurement


To measure the audio quality after Audio Card's DAC processing, perform the following steps:

- 1. APx525's DIGITAL SERIAL I/O (MCLK, LRCLK, BCLK, TXDATA0, TXDATA1) connect to CS42448 Audio Card's SAI interface (MCLK, DAC\_LRCLK, DAC\_SCLK, DAC\_SDIN1, DAC\_SDIN2).
- CS42448 Audio Card's LINE1&LINE2 OUT1 connect to APx525's ANALOG INPUT 1, CS42448 Audio Card's LINE1&LINE2 OUT1 connect to APx525's ANALOG INPUT 2.
- 3. CS42448 configuration: 48 KHz, 24 bits width, Classic I2S Mode.
- 4. Figure 7 shows the input and output configuration of APx525.
- 5. Select six audio test items in the APx525 software operation interface and configure them to automatically generate test reports. For details of the test report, see AN13291SW.


#### Audio quality measurement

Navigator I+	< Signal Path Setup			
Sequence: Sequence 1 🔹 🔯 🌆 🛛 🖉 🖬	Input/Output 🔻	2 🗄 🖆 🖨 🔍 👬 🗶 🖮 🔤 - 🗛 - 🏹		
Project	Get Output Configuration	Input Settings (Digital Serial Receiver)	RMS Level	- × 111:21:00.026 PM
Sequencer Properties  Figure 7 Pre-Sequence Steps  Signal Path1	Connector: Analog Balanced V I	Configuration: Serial Receiver	Open Save	49
<ul> <li>Signal Path Setup</li> <li>Measurement Sequence Settings</li> </ul>	EQ: None 🗸 🖸	- Audio	Clocks     Bit Clock Edge S	/nc
Bis Sequence Steps     Or RAS Level     Or RAS Level     Or RAS Level     Or RAS Level     Or RAS     OF	Input Configuration     Control Digital Series     Control Digital Series     Control Digital Series     Configuration     Scale Freq By: Input SR     High-pass: AC (<0 He)      Iow-pass: Fr2     Low-pass: Fr2     Low-pass: Fr2     Verify Connections	Ginge Data Line (TOM)     Ginge Data Line (TOM)     Multiple Data Lines     Channels: 2 V MSB First     Formet: 22 V     Multiple Data Lines     Channels: 2 V MSB First     Farme Chie: 0 Mont V     Scale Fires By: Input SR     V     Mitche Munt V     Multiple Data Lines     Scale Fires By: Input SR     V     MSB	Matter Cik Source Internal V Outs Filing Matter Cik Rate Constraints I	
Monitors/Meters C Monitors/Meters C Scope 1.2 4.000 4.000 4.000 4.000 4.000 0 0 0 0 0 0 0 0 0 0 0 0	Generator         077           Wordform:         Sne            Tett Channel:         All Channels            Levels Tack Ch1         Levels Tack Ch1            Ch1:         Level Stack Ch1         0.000 V           Frequency:         1.0000 Hts            Channel:	-80	-60 -40 RMS Level (dBFS)	-20 0
€ -800m -1.2 0 50m 100m 150m Time (s)	Advanced Settings	RMS Level (AC+DC)	Gain THD+N Ratio	Bits Error Rate

Figure 8 and Figure 9 show the connection diagrams.



FLAC7.1 Implementation and Audio Quality Measurement on RT1060 and CS42448 Audio Card, Rev. 0, 10 June 2021
Application Note



#### 4.2 Audio card ADC measurement

To measure the audio quality after Audio Card's ADC processing, perform the following steps:

- 1. APx525's ANALOG OUTPUT 1 and ANALOG OUTPUT 2 connect to CS42448 Audio Card's Stereo INPUT1 and Stereo INPUT2.
- 2. CS42448 Audio Card's SAI interface (MCLK, ADC\_LRCLK, ADC\_SCLK, ADC\_SDOUT1, ADC \_SDOUT2) connect to APx525's DIGITAL SERIAL I/O (MCLK, LRCLK, BCLK, TXDATA0, TXDATA1).
- 3. CS42448 configuration: 48KHz, 24bits width, Classic I2S Mode.
- 4. Figure 10 shows the input and output configuration of APx525.
- 5. Select six audio test items in the APx525 software operation interface and configure them to automatically generate test reports. For details of the test report, see AN13291SW.

#### Audio quality measurement

File View Measurements Project Wind				
🖹 - 🏝 🛱 🌩 🏊 📖 🗉 🛎 📖 🗢 🕷 📖 🔍				
Navigator I+	< Signal Path Setup			
Sequence: Sequence 1 🔹 🖸 👔 🔹 👔	Input/Output V	초 🗟 🖆 📄 🔍 🖶 🐹 💷 🖂 • 👧 • Unit dBFS 🔹	•	
	G Output Configuration	^	RMS Level	111:21:00.026PM
Project	· · · · · · · · · · · · · · · · · · ·	Input Settings (Digital Serial Receiver)		- X
Sequencer Properties	Connector: Analog Balanced 🗸 🖸			AD
Pre-Sequence Steps	Channels: 2 📮 🗌 Acoustic	Configuration: Serial Receiver	Open Save	
✓ ☑ ➡ Signal Path1 ✓ ☑ ➡ Signal Path Setup				
Measurement Sequence Settings	EQ: None 🗸 🖸	Audio     Clocks	Bit Clock Edge Sync	
Sequence Steps	Input Configuration	Single Data Line (TDM) Master Clk Sou	urce: Internal V Outs: Falling V	
RMS Level		1 2 3 4 Master Clk F	Rate: 12.2880 MHz Ins: Falling ~	
RMS Level (AC+DC)	Loopback	OMPREME	tput: On Invert · Logic	
<ul> <li>Gain</li> <li>THD+N Ratio</li> </ul>	Connector: Digital Serial 🛛 🗸 🚺 🔛			
• IHD+IN Ratio     • Frequency	Channels: 2	Channels: 2 V MSB First Bit & Frame	e Dir: Out $\checkmark$ Level: 3.3 V $\checkmark$	
Bits		Format: I2S Y Frame Clk F	Rate: 48.0000 kHz 🤗 Outputs: 💽	
Error Rate	Configuration: Serial Receiver	Justification: Left Justified V MCIk/FCIk R		
<ul> <li>Dim Level and Gain</li> </ul>	Receiver Outputs: ON 🔛	Inclivit cik to	atio: 230	
THD+N     Tequency Response	Measure: Audio	Frame Pulse: One Subframe V		
G      G      G      G      G		Frame Clk: 🗹 Invert 🗹 Shift Left		
<ul> <li></li></ul>	Scale Freq By: Input SR V	Word Width: 32		
<ul> <li>Interchannel Phase</li> </ul>	Filters	Bit Depth: 24 🔹		
Add Measurement				
Add Signal Path	High-pass: AC (<10 Hz) V	Scale Freq By: Input SR 🗸		
Add Step	Low-pass: Fs/2 V			
Report	Weighting: None ~			
Data Output	<pre></pre>	•	Ch1 LSB	MSB Q
	Verify Connections	Latar (MSD	Chi LSB	(MSD
	Verity Connections			
	▶ Generator ■ OFF	<		>
	Waveform: Sine ~			
Monitors/Meters 2	Test Channel: All Channels			Close Help
M 🖪 🔄 🕾 🖃 🐮 🛄 🖸 🔘 🕞	lesc channels. An channels V			
Scope	Levels Track Ch1			
1.2	Level DC Offset			
ê eee	Ch1: 1.000 Vrms ~ 🕞 0.000 V			
		00 00	40	20 0
	Frequency: 1.00000 kHz V	-80 -60	-40	-20 0
	Channels:		RMS Level (dBFS)	
	12	📢 🚺 🕂 Add 🛪 🗙 Delete 🛪 🔂 Details		
800m 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Advanced Settings			
-1.2				
0 50m _100m 150m				
Time (s)		RMS Level RMS Level (AC+DC) Gain	THD+N Ratio Frequency	Bits Error Rate
Figure 10. APx525 c	onfiguration window			

Figure 11 shows the connection diagram.



Figure 11. Connection diagram

## 5 Conclusion

This application note introduces:

- 1. How to realize Flac7.1 decoding and playback based on RT1060 EVKB board and audio card.
- 2. How to use APx525 to do audio quality analysis for the CS42448 audio card.

### 6 References

- 1. i.MX RT1060 Processor Reference Manual (document IMXRT1060RM)
- 2. AUD-EXP-42448 Schematic(Rev B)
- 3. MIMXRT1060-EVKB Schematic(Rev B)
- 4. CS42448 Data Sheet
- 5. AUDIO PRECISION-APX525-Datasheet

## 7 Revision history

Revision number	Date	Substantive changes
0	10 June 2021	Initial release

How To Reach Us Home Page: nxp.com Web Support: nxp.com/support Limited warranty and liability — Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

**Right to make changes** - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX,EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. M, M Mobileye and other Mobileye trademarks or logos appearing herein are trademarks of Mobileye Vision Technologies Ltd. in the United States, the EU and/or other jurisdictions.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 10 June 2021 Document identifier: AN13291

# arm