

# AN12576

## MC33771x/MC33772x hot plug performance and prevention measures

Rev. 1 — 13 April 2020

Application note

### Document information

Information	Content
Keywords	MC33771x, MC33772x, monitoring cell voltage, temperature and current, hot plug, battery management systems
Abstract	AN12576 defines and analyzes hot plug, hot plug risk and ways to mitigate the risk of hot plug, primarily in MC33771x devices.



## 1 Introduction

---

MC33771x/MC33772x devices are designed for monitoring cell voltage, temperature, and current in automotive and industrial applications such as BEV, PHEV, ESS, etc. The MC33771x/MC33772x product data sheets provide general peripheral setup and configuration information. Automotive applications may present additional challenges. This application note documents hot plug performance and case by case hot plug prevention measures. The case by case prevention measures can be used in the hardware design phase to mitigate hot plug risks.

MC33771x/MC33772x devices can be used with 14 V, 24 V, 48 V, and HV battery management systems (BMS). The hot plug risk is low when supply voltage is low. MC33772x devices have low hot plug risk. Therefore, the main discussion and analysis in this application note focuses on the MC33771x.

## 2 What is hot plug?

---

Hot plug is a common concept in the computer industry. The hot plug concept allows components to be added or replaced without stopping or shutting down the system. Specifically, hot plug describes inserting and/or removing components without interruption to the system. With appropriate software installed on a computer, a user can plug and unplug components without rebooting or shutting down the computer. A well-known example of hot plug functionality is the Universal Serial Bus (USB). USB allows users to add or remove peripheral components such as a mouse, keyboard, printer, or portable hard drive. Depending upon the supplier, such devices are characterized as hot-pluggable.

For battery management systems, MC33771x/MC33772x devices connect directly by sense wire to the battery/cell. The battery/cell is always powered on and has high discharging capability. If discharging current is high enough, internal connection or circuitry cannot tolerate an inrush current surge and the internal block maybe damaged permanently. MC33771x devices require some external components to mitigate hot plug risks. These components can be optimized slightly for different application scenarios.

## 3 MC33771x cell terminals protection

---

### 3.1 Internal ESD structure

MC33771x incorporates various ESD safeguards to ensure robust performance. An equivalent circuit showing the specific protection structures is shown in [Figure 1](#).

MC33771x/MC33772x hot plug performance and prevention measures




Figure 1. Internal ESD structure

3.2 External components required

Hot plug prevention measures are shown in the MC33771x product data sheets. Refer to the "Hot plug protection" section. See [Figure 2](#).




Figure 2. Hot plug protection scheme

Zener diodes D1 to D4 are required to protect internal ESD structures between  $V_{PWR}$  and CBx pins. There are two main paths for hot plug risk.

- When  $V_{PWR}$  and GND are connected before CTx, charging energy to the CHF via CBx pins exceeds the capability of the internal ESD at max operating voltage
- When CTx and GND are connected before connecting the  $V_{PWR}$  pin, charging energy to  $C_{PWR}$  exceeds the capability of the internal ESD

Zener diodes D1 to D4 are placed on CB\_14, CB\_12, CB\_10:9\_C, and CB\_8:7\_C pins according to the internal ESD topology. As a result of internal cell balancing transistors, highly robust during hot plug, other CBx pins (i.e., CB\_14:13\_C, CB\_13, CB\_12:11\_C, CB\_11, CB\_10, CB\_9, CB\_8, CB\_7) are also protected with these four Zener diodes. All other CBx pins do not need external Zener diodes, since internal ESD clamping voltage is higher than  $V_{PWR}$  max operating value. Clamping voltages of Zener diodes D1 to D4 are defined to be higher than the max rating between  $V_{PWR}$  and CBx, and lower than the clamping voltage of the internal ESD between these pins.

CBx channels are the main hot plug risk. For CT pins, the risk is lower because the  $R_{LPF-2}$  resistor (2 k $\Omega$ ) reduces the current.

MC33771x/MC33772x hot plug performance and prevention measures

Table 1. Components to avoid hot plug issues

ID	Value	Units	Comments
D <sub>5</sub>	75	V	To protect the IC against transient overvoltage, use the specified Zener voltage. For example, use MMSZ5267BT1G (75V) or BZX384-B75
D <sub>4</sub>	43	V	D4 is rated 43 V because max operating voltage between VPWR and CB_8:7_C is 35 V and typical internal ESD clamping voltage between VPWR and CB_8:7_C is 60 V. For example, use MMSZ5260BT1G (43v) or BZX384-B43.
D <sub>3</sub>	27	V	D3 is rated in the range 26.5 V to 29.5 V, because max operating voltage between VPWR and CB_10:9_C is 25 V and typical internal ESD clamping voltage between VPWR and CB_10:9 is 50 V. The diode voltage rating is limited because the typical internal ESD clamping voltage between VPWR and CT9 is 33v. For example, use MMSZ5255BT1G (28v) or BZX384-B27.
D <sub>2</sub>	20	V	D2 is rated 20 V, because max operating voltage between VPWR and CB_12 is 10 V and typical internal ESD clamping voltage between VPWR and CB_12 is 50 V. For example, use MMSZ5250BT1G (20v) or BZX384-B20.
D <sub>1</sub>	2 x 8.2	V	D1 is rated 16.4 V, because max operating voltage between VPWR and CB_14 is 10 V and typical internal ESD clamping voltage between VPWR and CB_14 is 50 V. Implementation may be done by using two diodes in series, each of which having half Zener voltage. For example, use two MMSZ5237BT1G (8.2v) or two BZX384-B8V2.
R <sub>VPWR</sub>	10	Ω	Reducing resistance value may jeopardize hot plug capability. Power rating is 0.1 W.
C <sub>VP1</sub>	220	nF	To withstand hot plug, this value must not be changed
C <sub>VP2</sub>	1	nF	Ceramic capacitor
TVS (optional) <sup>[1]</sup>	8	V	If V <sub>PWR</sub> > 55 V during hot plug then a TVS (PESD5V0V1BB or equivalent) should be added between CT14 and VPWR. The indicated voltage is the nominal breakdown voltage.

[1] The external components' parameter is based on the datasheet.

### 3.3 Cell terminal protection during hot plug

#### 3.3.1 Hot plug analysis when V<sub>PWR</sub> and GND pin are connected

This section presents a situation where V<sub>PWR</sub> and GND pins are connected *prior* to other pins. The empty capacitors (CHF, CLPF) at entry of CTx and CBx induce the charging path. If V<sub>PWR</sub> is greater than the trigger point of the internal ESD structure, all generated charging current travels through the internal ESD structure, leading to its failure.

The charging path is different when external Zener diodes are introduced. If V<sub>PWR</sub> is higher than the breakdown point of Zener, the charging current would go through an external Zener prior to internal ESD. For this reason, an external Zener can mitigate hot plug risk. See [Figure 3](#) and [Figure 4](#)

Analysis with/without Zener (D3) when  $VPWR - GND > 35\text{ V}$  ( $25\text{ V} + 10\text{ V}$ )




Figure 3. Current path without D3





Figure 4. current path with D3

D3 is triggered when  $V_{PWR} - GND = 27\text{ V}$ , before internal 35 V structures

### 3.3.2 Hot plug analysis when CELLx and GND pin are connected

The current paths shown in [Section 3.3.1](#) occur when  $V_{PWR}$  and GND are connected prior to others. In addition to these paths, there are many other connection combinations during hot plug that include: CELL14 and GND connected first; CELL13 and GND connected first; and so on. In these conditions, the external Zener forwards the bias and the  $C_{PWR}$  is charged through the Zener instead of the internal ESD. In this section, hot plug analysis is based on CELL14 and GND connected, and the same analysis can be used for the remaining combinations.

Analysis with/without Zener (D3) when CELL14 – GND > 25 V (12.5 V + 12.5 V)








Figure 6. Current path with D1

### 3.3.3 Hot plug protection when the supply voltage exceeds 55 V

When  $V_{PWR}$  of MC33771x exceeds 55 V, a TVS is required between  $V_{PWR}$  and  $CT_{14}$  pins as shown in [Figure 7](#). The type is PESD5V0V1BL.




Figure 7. A TVS between VPWR and CT14

Table 2. Hot plug protection parameter above 55 V

ID	Value	Units	Comments
D6	5	V	To protect the IC against transient overvoltage, use the specified TVS operation voltage. For example, use PESD5V0V1BL.

### 3.3.3.1 TVS selection

As the TVS selection is based on validation, TVS parameters are as follows:

- Breakdown voltage is lower than 8 V
- Diode capacitance is less than 11 pF
- Peak current should be larger than 4.8 A

3.3.3.2 Hot plug analysis at  $V_{PWR}$  exceeds 55 V

An internal 25 V clamp structure diode is located between VPWR and CT9. Normally, the hot plug risk on CT pins is not considered because the presence of a 2 kΩ resistor mitigates the charging current of the CLPF capacitor.

However, internal ESD between  $V_{PWR}$  and CT9 has a chance to cause damage by charging current for CLPF when  $V_{PWR}$  is over 55 V. The charging current may exceed the capability of ESD between VPWR and CT9. Therefore, the external TVS (D6) can mitigate a current surge to internal ESD. See Figure 8 and Figure 9.

Charging current path without TVS at  $V_{PWR}$  exceeds 55 V




Figure 8. Charging current path without TVS when VPWR exceeds 55 V

Charging current path with TVS when  $V_{PWR}$  exceeds 55 V




Figure 9. Charging current path with TVS when  $V_{PWR}$  exceeds 55 V

### 3.4 $R_{VPWR}$ functional description

$R_{VPWR}$ , with a recommended value of 10  $\Omega$ , can reduce the peak charging current to hot plug. The higher  $R_{VPWR}$  is, the better for hot plug. However, the drawback of higher  $R_{VPWR}$  is a higher voltage drop between  $V_{PWR}$  and CT14 due to the IC current consumption. As the stack voltage is measured across  $V_{PWR1,2}$  pins and ground, the voltage drop affects the stack measurement. Furthermore, accuracy degrades when the

voltage drops between  $V_{PWR}$  and CT14, higher than the  $V_{PWR\_CT}$ . Refer to the  $V_{PWR\_CT}$  requirement in MC33771x product data sheets.

### 3.5 D1 functional description

In an actual application, using two diodes in series instead of one diode on D1 is recommended. Transient current can reach approximately 50 mA to 60 mA when the MC33771x is in normal mode and starting communication in the Transformer Physical Layer (TPL) mode. If  $R_{PWR}$  is 10  $\Omega$ , the voltage drop on  $R_{PWR}$  may be approximately 0.5 V to 0.6 V. This means the voltage of CELL14 may be higher than  $V_{PWR}$  by approximately 0.5 V to 0.6 V, resulting in a D1 forward bias with the possibility of current going through it. See Figure 10. If this occurs, SM04 may fail when SM04 is running. Refer to the SM04 description in the MC33771x safety manuals.




Figure 10. D1 forward bias in normal mode

### 3.6 The Choice of D5

The Zener diode D5 is not intended for hot plug use. The D5 diode is used to prevent the voltage of  $V_{PWR}$  from exceeding the maximum rating of the chip (75 V). In an actual application, the work voltage may be much less than 75 V (for example, using just 12

cells, or using a lithium iron phosphate battery). Under these conditions, reduce the value of the Zener diode D5 or use a TVS instead of the Zener diode. The choice depends on the customer's application. Its position should be at the input of the channel. Namely, it should be between the  $R_{VPWR}$  and the connector.

### 3.6.1 D5 (TVS) selection

- Trigger point (depends on application)
  1. 58 V
  2. 60 V
- Power dissipation (depends on application)
  1. 400 W
  2. 600 W
- Response time
  1.  $\leq 1$  ns
- Recommended part number
  1. SMBJ60A-HR2
  2. SMBJ58A-HR3
  3. SMBJ64A-HR

Where shall TVS be placed?

- Nearby connector before  $R_{PWR}$  (10  $\Omega$ ) and low impedance to GND.




Figure 11. Add TVS at the input of VPWR

### 3.7 Hot plug on MC33772x

The VPWR line, shown in [Figure 12](#), must be protected by a serial resistor in order to limit the inrush current and a parallel capacitor to filter fast voltage variation. Higher value of  $R_{VPWR}$  provides better protection. The drawback of higher  $R_{VPWR}$  is higher voltage drop. As the stack voltage is measured across  $V_{PWR1,2}$  pins and ground, stack measurement is affected by such voltage drop. Furthermore, voltage drops higher than  $V_{VPWR\_CT}$  have a negative impact on cell measurement accuracy.

In order to withstand hot plug, it is mandatory to use components to protect the  $V_{PWR}$  line as shown in [Figure 12](#). The maximum voltage of  $V_{PWR}$  to sustain hot plug conditions is 24 V (equivalent to 6 cells of 4.0 V).

In general, all components, whose values are given in [Table 3](#), are mandatory to protect the IC when connection is made to the battery pack. Changing the value of any external components listed in [Table 3](#) may result in serious IC damage during the connection to

MC33771x/MC33772x hot plug performance and prevention measures

the battery pack. Capability of the device to sustain random connection to live voltage for pins  $V_{PWRx}$ ,  $CT_x$ ,  $CB_x$ ,  $CTREF$ ,  $GND$ ,  $I_{SENSE+}$  and  $I_{SENSE-}$  has been extensively evaluated. Nevertheless, the total number of random combinations related to those pins cannot be entirely tested. Therefore, despite all engineering efforts performed by NXP, it is the responsibility of the system provider to ensure safe connection to the battery pack.

It is the responsibility of the system provider to manage the risk of short circuits on any external components connected to the IC, including external low-pass filters. Indeed, a short circuit on the pins connected to the battery can lead to high current flowing through the IC, causing a thermal event on the PCB. The system provider shall employ common practices, such as fuse protection on the  $V_{PWR}$  line, series of capacitors on the  $CT$  pins, appropriate power rating for external resistors, or any other appropriate measure capable to mitigate hazards.




Figure 12. Hot Plug protection for MC33772x

Table 3. Hot plug parameter for MC33772x

ID	Value	Units	Comments
CHF	0.047	$\mu F$	To withstand hot plug, use the suggested value
$C_{VP1}$ , $C_{VP2}$	0.20	$\mu F$	To withstand hot plug, this value must not be changed
D1	39	V	To protect the IC against transient overvoltage, use the specified Zener voltage (use BZT52H-B39).
D2	1	A	To withstand hot plug when $V_{PWR1/2}$ and $CT_6$ are set on different connector lines to connect to the upper cell of the monitored cell stack, use the specified forward current (use PMEG10010ELR) .
RVPWR	6.8	$\Omega$	Reducing the resistance value may jeopardize the hot plug capability. Power rating is 0.1 W



## 4 Isense protection (MC33771x and MC33772x)

The MC33771x current sense channels ( $I_{SENSE+}$  and  $I_{SENSE-}$ ) can be damaged during the hot plug operation when one of the  $I_{SENSE+}$  or  $I_{SENSE-}$  pins is connected to shunt and negative battery before MC33771x ground (CGND, AGND, DGND, GNDFLAG, and GNDREF).

To protect the  $I_{SENSE+/-}$  pins against hot plugging, one of the following is recommended:

- Ensure the MC33771x ground (CGND, AGND, DGND, GNDFLAG, and GNDREF) is connected to the negative of battery before any  $I_{SENSE+/-}$  pins.
- Add a back to back protection Zener diode on  $I_{SENSE+}$  and  $I_{SENSE-}$  pins, shown in [Figure 13](#).




Figure 13. Current sense channel circuitry

Table 4. Current sense channel circuitry parameter

ID	Value	Units	Comments
Cd	6.8	$\mu\text{F}$	This example value has been chosen to get $f_{\text{CUTI}} = 91.8 \text{ Hz}$ and $t_{\text{DIAG}} \leq 31.7 \text{ ms}$ . Use 5 % tolerance.
CHFI	47	nF	This component serves to withstand ESD gun and its value must not be changed
CLPFI	47	nF	Value is chosen in order to get: $91.8 \text{ Hz}$ , $t_{\text{DIAG}} \leq 31.7 \text{ ms}$ and $f_{\text{ICM}} = 26.67 \text{ kHz}$ . Use 5 % tolerance.
RLPFI	127	$\Omega$	<b>Caution:</b> Do not exceed 200 $\Omega$ . Use 5 % tolerance resistors. Used value is to get both $f_{\text{CUTI}} = 91.8 \text{ Hz}$ and $f_{\text{ICM}} = 26.67 \text{ kHz}$ .
Zdi	2.0	V	To protect during hot plug, in case one of the $I_{SENSE+/-}$ pins is connected before GND of the device. Recommended MMSZ4679T1G.

**Note:** If Isense function is not used,  $I_{sense+/-}$  should be connected to GND.

### 4.1 Current sense protection mechanism

The worst hot plug sequence is:

1.  $V_{\text{PWR}}$  connected

2. Isense pins connected

When the voltage between GND and I<sub>SENSE</sub> exceeds 3 V, the charging current will be amplified and latch up may occur. The I<sub>SENSE</sub> channel may be damaged by the charging current. Therefore, the voltage between GND and I<sub>SENSE</sub> should be managed so that GND – I<sub>SENSE</sub> is less than 3 V, a lower risk.

4.1.1 Scenario 1: Zener is not applied

When the Zener diode is not applied, voltage between GND and I<sub>SENSE</sub> is not limited. The rush current may cause EOS damage to the I<sub>SENSE</sub> channel. See Figure 14.




Figure 14. Current path without Zener between I<sub>SENSE</sub> and GND

4.1.2 Scenario 2: Zener is applied

When the Zener (Zdi) is applied, the voltage between GND and I<sub>SENSE</sub> is clamped. The supply current travels into the internal structure and out from the GND of the IC. The current returns back to battery from the external Zener and does not go through the I<sub>SENSE</sub> channel, protecting the I<sub>SENSE</sub> channel.




Figure 15. Current path with Zener between I<sub>SENSE</sub> and GND

## 5 TPL line protection when capacitive coupling used

### 5.1 Capacitive coupling for HV system (33771C only)

For capacitive isolation in a centralized system, the schematic is split into two segments. In high-voltage system applications, a high voltage isolation transformer is recommended between the master node and first slave node. Capacitive isolation can be used between slave nodes.




Figure 16. Capacitive isolation circuit

Table 5. Daisy chain capacitive isolation circuit parameter

ID	Value	Units	Comments
CBCC	22	pF	Ceramic capacitor
RSER	62	Ω	Series resistance

ID	Value	Units	Comments
CISO	10	nF	Isolation capacitor
PROT	8	V	ESD protection. Use PESD5V0F1BB or equivalent. The indicated voltage is the nominal breakdown voltage.

## 5.2 Capacitive isolation hot plug protection mechanism

The potential between two nodes usually could achieve tens of volts, therefore, the hot plug current path is different between transformer isolation and capacitive isolation:

- **Transformer isolation:** Consider the hot plug current path for one node, according to [Voltage sense circuitry](#) and [Current sense circuitry](#). There are no current paths between two nodes.
- **Capacitive isolation:** The current path of daisy chain should be considered because of the charging current for the isolation capacitor.

One node connected, the hot plug current will go into the TPL pin of the IC through the TPL line when the next node is connecting.

MC33771x/MC33772x hot plug performance and prevention measures




Figure 17. Capacitive isolation hot plug current path


According to Figure 17 where IC #1 is connected, the current path will go out of the #2 TPL\_IN pins and go into the TPL\_OUT pins through the TPL line when IC #2 is connecting.

To limit the hot plug current grade between 2 nodes, Rser and Ciso value should not be changed.

## 6 Hot plug test platform

### 6.1 The hot plug test platform

NXP designed a validation tool to evaluate hot plug performance and reliability as shown in Figure 18.



**Figure 18. Hot plug platform**

The connection sequences/combinations can be simulated by relay matrix which is shown in [Figure 19](#). All sequences can be programmed by a GUI and performed by microcontroller.




Figure 19. Hot plug platform scheme

## 6.2 The sequence determination for hot plug test

Nineteen pins connect to the battery:

$V_{PWR}$ , Cell1, Cell2, ..., Cell14, GND, battery negative\_REF, ISN+, ISN-

The charging current for hot plug is generated after at least two pins are connected and the riskiest situation happens at this moment. The risk diminishes when a third pin is connected because the external capacitors have been precharged. Subsequent pins have less risk than the third pin, and so on. Therefore, all possible combinations with three pin connections are judged as high risk and fully validated.

## 7 How to mitigate hot plug risk

There are several prevention measures to mitigate hot plug risk. There is no hot plug risk for customers using the schematic shown in the data sheet.

- **Reducing  $C_{equ}$**   
Reducing charging energy by decreasing the value of external capacitors could reduce the hot plug risk. Applied in many scenarios, it is effective and cost effective.
- **Reducing charging current by resistor**  
Reducing charging current by resistor is a compromise method to mitigate hot plug risk. Applied in many scenarios, it is effective and cost effective.
- **By-pass the current path by Zener or TVS**  
Changing the charging path for external capacitors and avoiding the current flowing through the IC could reduce hot plug.

### 7.1 End of line testing suggestions

It is possible to run some diagnostics, internal to the IC, during line testing. These allow detecting some pre-damaged structure in the ASIC due to some event that may have exceeded the IC's maximum ratings. Below is a list of the most efficient diagnostics that NXP suggests implementing at the end of line after the module has been attached to the battery.

#	Safety mechanism	Parametric Yes/No
SM01	OV and UV Functional verification	Yes
SM02	CTx Open Detect and Open Detect Functional Verification	Yes
SM03	Cell Voltage Channel Functional Verification	Yes
SM04	CTx Cell Terminal Leakage Monitor	Yes
SM36	Diagnostic of open between shunt and PGA	Yes
SM38	Diagnostic of measurement chain with minimum PGA gain	Yes
SM40	Cell balance open load detection	No
SM41	Cell balance shorted resistor detection	No
SM44	Cell Voltage plausibility test at system level	Yes
SM45	VPWR comparison to sum of cell voltages	Yes

## 8 Hot plug on system level for 12/48V battery

During assembly, disassembly, and during tests in a specific case, the BCC can be damaged by a high current (pulse) flow through the internal ESD structure.



The description is only valid for the following 12/48V BMS HW Architecture features:

- Shunt is soldered on the BMS PCB
- BMS main ground (power consumption) is connected to the shunt on the PCB
- BMS is powered from the Li-Ion battery, no galvanic isolation, one ground




Figure 20. BMS HW architecture

### 8.1 Kind of the damage

The MC3377x is badly damaged, EOS on the following outputs: CB1, and/or CB2\_1\_C, and/or CB2, and/or CB3 and so on.

### 8.2 When does the damage happen?

Damage to the chip might occur during the following:

- Plugging the cables into the X1 or X2 connectors without a busbar between cell1 minus and the shunt
- Testing or software debugging without a busbar between cell1 minus and the shunt

### 8.3 Damage root cause

While the busbar between Cell1- and the shunt is interrupted, ground loops redirect the current consumption of the BMS through the BCC ESD structure. The current flows through the CB outputs to the cells. Depending on the current consumption or the height of the inrush current of the BMS, the cell balancing outputs and (ESD structure) will be badly damaged (EOS). In some cases, pre-damage is possible and could cause damage later in the fields.

The highest inrush current is usually during the hot plug. Depending on the architecture, up to ~100 A amperes peak could flow through the BCC ESD structure

Damage is also possible if the BMS operating current exceeds the maximum balancing current of 300 mA




Figure 21. Current path that damages the chip

### 8.4 How to avoid damage during hot plug

During assembly of the battery, the busbar between the shunt and CELL1- must be connected at first, then all other connectors could be connected. NXP recommends connecting the BMS power supply connector as the last step.

During dismount of the BMS from the battery pack, first remove the power connectors, then remove all other connectors.

### 8.5 Assembly instructions

To avoid any damage to the BCC, follow these instructions during assembly or when connecting the BMS to the battery pack:

1. Always connect the busbar between CELL1- and the shunt on the BMS PCB prior to any other steps.
2. Connect the cell voltage measurement connector to connection X1.
3. As the final step, connect the power supply connector to X2.




Figure 22. sequence of assembling battery

### 8.6 Dismount and disassembly instructions

To avoid damage to the BCC, follow these instructions during dismount or disconnection of the BMS from the battery pack.

1. Disconnect the power supply connector X2 prior to any other steps.
2. Disconnect the cell voltage measurement connector at X1.

3. Disconnect and remove the busbar between CELL1- and the shunt on the BMS PCB. Always perform the disconnection and removal of the busbar as the final disassembly step.




Figure 23. Sequence of disconnecting battery

### 8.7 Analysis, hot plug during assembly

During assembly, the following incorrect sequence will cause damage during the hot plug:

1. The busbar between Cell1- and the shunt is interrupted.
2. X2, BMS power supply connector is connected at first.
3. X1, Cell measurement connector is connecting at next, in worst case the connector pin CB1:2 is going to connect at first in the connector X1.
4. High Inrush current or the BMS operating current will flow through the BCC ESD structure.

The internal ESD structure of the BCC could be damaged as a result of the wrong sequence of assembly.

### 8.8 Analysis, hot plug during disassembly

During the disassembly, the following incorrect sequence will cause damage during the hot plug:

1. The busbar between Cell1- and the shunt is interrupted. If the BMS is in operating mode, depending on the operating current, the internal ESD structure of the BCC could be damaged.
2. X1, Cell measurement connector disconnecting at next, in worst case the connector pin CB2:1 is going to disconnect at last in the connector X1.
3. X2, BMS power supply connector is disconnected at last.

The internal ESD structure of the BCC could be damaged or predamaged as a result of the wrong sequence of assembly.

## 9 Conclusion

The hot plug prevention measure for MC33771/2x devices is accomplished by diverting the current path from the internal ESD structure. Some methods are:

- The internal ESD structure is strong enough to withstand the hot plug stress. Adding protection for hot plug on CT1 to CT7 is not necessary.
- for MC33771x (CT8 to CT14), four Zener diodes are needed to mitigate hot plug risk.
- A TVS is required between VPWR and CT14 pin when the  $V_{PWR}$  exceeds 55 V. If the  $V_{PWR}$  is lower than 55 V, the TVS is not necessary.
- NXP validates all hot plug components. Contact NXP if component modifications are needed to meet specific application needs.
- The current sense channel hot plug protection Zener is a back-to-back diode. Carefully design the circuitry according to the product data sheet.
- Special instructions for the assembly and dismount of the battery pack in a 48 V system must be strictly followed to avoid any damage to the BCC.

## 10 References

- [1] **MC33771B**, Battery cell controller IC product data sheet. Contact your sales representative or FAE.
- [2] **MC33771B**, Safety Manual. Contact your sales representative or FAE.
- [1] **MC33771C**, Battery cell controller IC product data sheet. Contact your sales representative or FAE.

## 11 Revision history

Table 6. Revision history

Rev	Date	Description
1	20200413	Initial release

## 12 Legal information

### 12.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 12.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and

products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 12.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Tables

Tab. 1.	Components to avoid hot plug issues .....	5	Tab. 5.	Daisy chain capacitive isolation circuit parameter .....	19
Tab. 2.	Hot plug protection parameter above 55 V .....	10	Tab. 6.	Revision history .....	29
Tab. 3.	Hot plug parameter for MC33772x .....	16			
Tab. 4.	Current sense channel circuitry parameter .....	17			

## Figures

Fig. 1.	Internal ESD structure .....	3	Fig. 13.	Current sense channel circuitry .....	17
Fig. 2.	Hot plug protection scheme .....	4	Fig. 14.	Current path without Zener between ISENSE and GND .....	18
Fig. 3.	Current path without D3 .....	6	Fig. 15.	Current path with Zener between ISENSE and GND .....	19
Fig. 4.	current path with D3 .....	7	Fig. 16.	Capacitive isolation circuit .....	19
Fig. 5.	Current path without D1 .....	8	Fig. 17.	Capacitive isolation hot plug current path .....	21
Fig. 6.	Current path with D1 .....	9	Fig. 18.	Hot plug platform .....	22
Fig. 7.	A TVS between VPWR and CT14 .....	10	Fig. 19.	Hot plug platform scheme .....	23
Fig. 8.	Charging current path without TVS when VPWR exceeds 55 V .....	11	Fig. 20.	BMS HW architecture .....	25
Fig. 9.	Charging current path with TVS when VPWR exceeds 55 V .....	12	Fig. 21.	Current path that damages the chip .....	26
Fig. 10.	D1 forward bias in normal mode .....	13	Fig. 22.	sequence of assembling battery .....	27
Fig. 11.	Add TVS at the input of VPWR .....	15	Fig. 23.	Sequence of disconnecting battery .....	28
Fig. 12.	Hot Plug protection for MC33772x .....	16			

## Contents

<b>1</b>	<b>Introduction</b> .....	<b>2</b>
<b>2</b>	<b>What is hot plug?</b> .....	<b>2</b>
<b>3</b>	<b>MC33771x cell terminals protection</b> .....	<b>2</b>
3.1	Internal ESD structure .....	2
3.2	External components required .....	3
3.3	Cell terminal protection during hot plug .....	5
3.3.1	Hot plug analysis when VPWR and GND pin are connected .....	5
3.3.2	Hot plug analysis when CELLx and GND pin are connected .....	7
3.3.3	Hot plug protection when the supply voltage exceeds 55 V .....	9
3.3.3.1	TVS selection .....	10
3.3.3.2	Hot plug analysis at VPWR exceeds 55 V .....	11
3.4	RVPWR functional description .....	12
3.5	D1 functional description .....	13
3.6	The Choice of D5 .....	13
3.6.1	D5 (TVS) selection .....	14
3.7	Hot plug on MC33772x .....	15
<b>4</b>	<b>Isense protection (MC33771x and MC33772x)</b> .....	<b>17</b>
4.1	Current sense protection mechanism .....	17
4.1.1	Scenario 1: Zener is not applied .....	18
4.1.2	Scenario 2: Zener is applied .....	18
<b>5</b>	<b>TPL line protection when capacitive coupling used</b> .....	<b>19</b>
5.1	Capacitive coupling for HV system (33771C only) .....	19
5.2	Capacitive isolation hot plug protection mechanism .....	20
<b>6</b>	<b>Hot plug test platform</b> .....	<b>21</b>
6.1	The hot plug test platform .....	21
6.2	The sequence determination for hot plug test ...	23
<b>7</b>	<b>How to mitigate hot plug risk</b> .....	<b>24</b>
7.1	End of line testing suggestions .....	24
<b>8</b>	<b>Hot plug on system level for 12/48V battery</b> ....	<b>24</b>
8.1	Kind of the damage .....	25
8.2	When does the damage happen? .....	25
8.3	Damage root cause .....	26
8.4	How to avoid damage during hot plug .....	26
8.5	Assembly instructions .....	27
8.6	Dismount and disassembly instructions .....	27
8.7	Analysis, hot plug during assembly .....	28
8.8	Analysis, hot plug during disassembly .....	29
<b>9</b>	<b>Conclusion</b> .....	<b>29</b>
<b>10</b>	<b>References</b> .....	<b>29</b>
<b>11</b>	<b>Revision history</b> .....	<b>29</b>
<b>12</b>	<b>Legal information</b> .....	<b>30</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 13 April 2020  
Document identifier: AN12576